{"id":"https://openalex.org/W2130183347","doi":"https://doi.org/10.1109/test.2005.1583967","title":"Testability features of the first-generation CELL processor","display_name":"Testability features of the first-generation CELL processor","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2130183347","doi":"https://doi.org/10.1109/test.2005.1583967","mag":"2130183347"},"language":"en","primary_location":{"id":"doi:10.1109/test.2005.1583967","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1583967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070063257","display_name":"M. Riley","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Riley","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061047039","display_name":"Louis Bushard","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Bushard","raw_affiliation_strings":["IBM Systems and Technology Group, Rochester, MN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Rochester, MN, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016325470","display_name":"N. Chelstrom","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Chelstrom","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034742228","display_name":"N. Kiryu","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Kiryu","raw_affiliation_strings":["Toshiba Corporation Semiconductor Company, Kawasaki, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Corporation Semiconductor Company, Kawasaki, Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063147931","display_name":"Scott Ferguson","orcid":"https://orcid.org/0000-0001-7937-8273"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Ferguson","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.7525,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.95024209,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"9 pp.","last_page":"119"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6916015148162842},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6725656986236572},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6548082828521729},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6299784779548645},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6124701499938965},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5174235105514526},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5104002356529236},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5026395320892334},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.47782328724861145},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.44964277744293213},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44718703627586365},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4400688111782074},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4134931266307831},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29119932651519775},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.23384985327720642},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20103976130485535},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.15569275617599487},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.11771050095558167},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1132027804851532},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08000510931015015}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6916015148162842},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6725656986236572},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6548082828521729},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6299784779548645},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6124701499938965},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5174235105514526},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5104002356529236},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5026395320892334},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.47782328724861145},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.44964277744293213},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44718703627586365},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4400688111782074},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4134931266307831},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29119932651519775},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.23384985327720642},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20103976130485535},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.15569275617599487},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.11771050095558167},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1132027804851532},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08000510931015015},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2005.1583967","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1583967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1511505647","https://openalex.org/W1560011026","https://openalex.org/W1575732703","https://openalex.org/W1863819993","https://openalex.org/W2023126431","https://openalex.org/W2028504835","https://openalex.org/W2110309493","https://openalex.org/W2133812334","https://openalex.org/W2140283778","https://openalex.org/W6639197171"],"related_works":["https://openalex.org/W2947266479","https://openalex.org/W2369589212","https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2151694129","https://openalex.org/W2169602749","https://openalex.org/W2150046587","https://openalex.org/W2157212570","https://openalex.org/W2142405811","https://openalex.org/W1589327193"],"abstract_inverted_index":{"The":[0,29],"first":[1],"generation":[2],"CELL":[3,34,55,89],"processor":[4],"presented":[5],"a":[6,43,62],"test":[7,30,40,45,56,82],"challenge":[8],"in":[9],"that":[10,84],"the":[11,33,50,54,80,88],"chip":[12],"incorporated":[13],"multiple":[14],"processing":[15,71],"elements,":[16],"several":[17],"multi-gigahertz":[18],"synchronous":[19],"and":[20,24,42,66],"asynchronous":[21],"clock":[22],"domains,":[23],"many":[25],"custom":[26],"design":[27,35,64],"elements.":[28,72],"objective":[31],"for":[32,68],"was":[36],"to":[37,49,60],"have":[38],"high":[39],"coverage":[41],"small":[44],"time.":[46],"In":[47],"addition":[48],"objectives":[51],"mentioned":[52],"above,":[53],"logic":[57],"is":[58],"designed":[59,86],"support":[61,67],"modular":[63],"point":[65],"partial":[69],"good":[70],"This":[73],"paper":[74],"will":[75],"give":[76],"an":[77],"overview":[78],"of":[79],"manufacturing":[81],"elements":[83],"were":[85],"into":[87],"processor.":[90]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}