{"id":"https://openalex.org/W2098142277","doi":"https://doi.org/10.1109/test.2005.1583966","title":"Testing and debugging delay faults in dynamic circuits","display_name":"Testing and debugging delay faults in dynamic circuits","publication_year":2006,"publication_date":"2006-02-06","ids":{"openalex":"https://openalex.org/W2098142277","doi":"https://doi.org/10.1109/test.2005.1583966","mag":"2098142277"},"language":"en","primary_location":{"id":"doi:10.1109/test.2005.1583966","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1583966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014522199","display_name":"Ramyanshu Datta","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R. Datta","raw_affiliation_strings":["Computer Engineering Research Center, University of Texas, Austin, USA"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046886936","display_name":"Sani Nassif","orcid":"https://orcid.org/0000-0002-5096-4794"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Nassif","raw_affiliation_strings":["Austin Research Laboratory, IBM, USA"],"affiliations":[{"raw_affiliation_string":"Austin Research Laboratory, IBM, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058512859","display_name":"Robert K. Montoye","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Montoye","raw_affiliation_strings":["Austin Research Laboratory, IBM, USA"],"affiliations":[{"raw_affiliation_string":"Austin Research Laboratory, IBM, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.A. Abraham","raw_affiliation_strings":["Computer Engineering Research Center, University of Texas, Austin, USA"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5014522199"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.5575,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.65766338,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"101","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7128783464431763},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6998925805091858},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6676129698753357},{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.6127358675003052},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6027891039848328},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5739501118659973},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5242388844490051},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4991638660430908},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4779258370399475},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3991561830043793},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3386920392513275},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1930658221244812},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11931967735290527}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7128783464431763},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6998925805091858},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6676129698753357},{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.6127358675003052},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6027891039848328},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5739501118659973},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5242388844490051},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4991638660430908},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4779258370399475},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3991561830043793},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3386920392513275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1930658221244812},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11931967735290527},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2005.1583966","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2005.1583966","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Test, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4399999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1506040058","https://openalex.org/W1601789160","https://openalex.org/W1616124740","https://openalex.org/W1980985044","https://openalex.org/W2099561790","https://openalex.org/W2100503779","https://openalex.org/W2108103162","https://openalex.org/W2110164501","https://openalex.org/W2113498927","https://openalex.org/W2127876484","https://openalex.org/W6635932313"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W1991935474","https://openalex.org/W2021253405","https://openalex.org/W2091533492","https://openalex.org/W2323083271","https://openalex.org/W2802691720","https://openalex.org/W2940545572","https://openalex.org/W2098752843"],"abstract_inverted_index":{"We":[0,59],"propose":[1],"novel":[2],"design":[3,64],"for":[4,13,34,65,96,102,133,144],"test":[5,16,66,94,100,131,142],"and":[6,17,67,89,161],"debug":[7,18,68],"techniques":[8,125,156],"to":[9,29,38,78,99,118,138,151],"apply":[10],"two":[11,49,61,76,116],"patterns":[12,77,117],"delay":[14,53,130,141],"fault":[15,54],"in":[19,81,166],"dynamic":[20,79,97,121,136],"circuits.":[21,58,109,122],"Dynamic":[22],"circuits,":[23],"which":[24,51],"have":[25,157],"traditionally":[26],"been":[27],"difficult":[28],"test,":[30],"pose":[31],"new":[32],"challenges":[33],"AC":[35],"tests":[36],"due":[37],"the":[39,84,91,127],"presence":[40],"of":[41,47,56,63,75,86,93,106,115,129,140],"a":[42],"reset":[43,87],"phase":[44],"between":[45],"applications":[46],"any":[48],"patterns,":[50],"impedes":[52],"testing":[55],"such":[57],"present":[60],"sets":[62],"techniques.":[69],"The":[70,110,123,155],"first":[71],"set":[72,112],"facilitates":[73],"application":[74,114],"circuits":[80,98,137,147],"general,":[82],"overcoming":[83],"issue":[85],"phase,":[88],"reduces":[90],"problem":[92,128],"generation":[95,101,132,143],"pull":[103],"down":[104],"paths":[105],"static":[107,145],"CMOS":[108,146],"second":[111],"enables":[113],"scan":[119,134,169],"based":[120,135],"proposed":[124],"reduce":[126],"that":[139],"with":[148],"complete":[149],"accessibility":[150],"all":[152],"primary":[153],"inputs.":[154],"minimal":[158],"area":[159],"overhead":[160],"also":[162],"provide":[163],"significant":[164],"reduction":[165],"power":[167],"during":[168],"operation":[170]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}