{"id":"https://openalex.org/W1519540907","doi":"https://doi.org/10.1109/test.2004.1387453","title":"Memory yield improvement - SoC design perspective","display_name":"Memory yield improvement - SoC design perspective","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1519540907","doi":"https://doi.org/10.1109/test.2004.1387453","mag":"1519540907"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042379366","display_name":"J. Khare","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"J.B. Khare","raw_affiliation_strings":["Ample Communications, Inc., Fremont, CA, USA","Ample Commun. Inc., Fremont, CA, USA"],"affiliations":[{"raw_affiliation_string":"Ample Communications, Inc., Fremont, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Ample Commun. Inc., Fremont, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5042379366"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2578,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.54772534,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1445","last_page":"1445"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7171324491500854},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.6359926462173462},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6358469128608704},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5844895839691162},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5831660032272339},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5356115698814392},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4758859872817993},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4732385575771332},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3555373549461365},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24747130274772644},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12440928816795349},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07756519317626953}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7171324491500854},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.6359926462173462},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6358469128608704},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5844895839691162},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5831660032272339},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5356115698814392},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4758859872817993},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4732385575771332},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3555373549461365},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24747130274772644},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12440928816795349},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07756519317626953},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2121129272","https://openalex.org/W2545489593","https://openalex.org/W2388589331","https://openalex.org/W1569991298","https://openalex.org/W2291870163","https://openalex.org/W1963695760","https://openalex.org/W1970762549","https://openalex.org/W2549099758","https://openalex.org/W4246351405","https://openalex.org/W4234083032"],"abstract_inverted_index":{"On-chip":[0],"memories":[1,58],"are":[2],"a":[3],"major":[4],"source":[5],"of":[6,41,51],"yield":[7],"loss":[8],"in":[9,32],"SoC":[10,62],"designs.":[11],"Currently,":[12],"redundancy":[13],"is":[14],"the":[15,39,60,74],"only":[16],"available":[17],"option":[18],"to":[19,37,56,59],"improve":[20],"memory":[21],"yield.":[22],"However,":[23],"other":[24],"techniques":[25,53],"-":[26,44],"e.g.,":[27],"DFM-based":[28],"bit-cell":[29,33],"design,":[30],"flexibility":[31],"choice,":[34],"and":[35,78],"ability":[36],"choose":[38],"number":[40],"metal":[42],"layers":[43],"can":[45],"be":[46],"more":[47],"effective.":[48],"The":[49],"availability":[50],"such":[52],"allow":[54],"designers":[55],"tailor":[57],"specific":[61],"architecture.":[63],"Such":[64],"strategies":[65],"reduce":[66],"die":[67],"cost,":[68],"but":[69],"require":[70],"close":[71],"collaboration":[72],"between":[73],"foundry,":[75],"IP":[76],"companies":[77],"customers.":[79]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}