{"id":"https://openalex.org/W1519770237","doi":"https://doi.org/10.1109/test.2004.1387439","title":"Panel 7 : cost of test - taking control [failure mechanism]","display_name":"Panel 7 : cost of test - taking control [failure mechanism]","publication_year":2005,"publication_date":"2005-03-07","ids":{"openalex":"https://openalex.org/W1519770237","doi":"https://doi.org/10.1109/test.2004.1387439","mag":"1519770237"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387439","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387439","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005353330","display_name":"Nupur Mukherjee","orcid":"https://orcid.org/0000-0002-8303-8375"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]},{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]}],"countries":["HU","US"],"is_corresponding":true,"raw_author_name":"N. Mukherjee","raw_affiliation_strings":["Mentor Graphics Corp., Wilsonville, OR, USA","Mentor Graphics Corp. Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corp., Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corp. Wilsonville, OR, USA","institution_ids":["https://openalex.org/I105695857"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5005353330"],"corresponding_institution_ids":["https://openalex.org/I105695857","https://openalex.org/I4210156212"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04283265,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1431","last_page":"1431"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/iddq-testing","display_name":"Iddq testing","score":0.8465080261230469},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7231546640396118},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.6127611994743347},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.577907383441925},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5492236614227295},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.5369835495948792},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5154967904090881},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4872371256351471},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4416189193725586},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43599367141723633},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38743749260902405},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.15091869235038757},{"id":"https://openalex.org/keywords/actuator","display_name":"Actuator","score":0.09412327408790588},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08782169222831726}],"concepts":[{"id":"https://openalex.org/C206678392","wikidata":"https://www.wikidata.org/wiki/Q5987815","display_name":"Iddq testing","level":3,"score":0.8465080261230469},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7231546640396118},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.6127611994743347},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.577907383441925},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5492236614227295},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.5369835495948792},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5154967904090881},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4872371256351471},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4416189193725586},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43599367141723633},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38743749260902405},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.15091869235038757},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.09412327408790588},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08782169222831726},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387439","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387439","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2082374775","https://openalex.org/W1549680942","https://openalex.org/W2538904067","https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189"],"abstract_inverted_index":{"Nanometer":[0],"technology":[1],"have":[2],"not":[3],"only":[4],"resulted":[5],"in":[6,65],"increasingly":[7,41],"complex":[8],"chips":[9],"but":[10],"is":[11],"also":[12],"exposing":[13],"new":[14,142],"defects":[15],"and":[16,25,35,50,62,95,116],"failure":[17,143],"mechanisms":[18],"during":[19],"manufacturing":[20],"that":[21,106],"are":[22,40],"challenging":[23],"process":[24,49,79],"test":[26,44,108],"engineers":[27],"while":[28],"they":[29],"struggle":[30],"to":[31,46,125],"maintain":[32],"high":[33],"yield":[34,75],"low":[36],"DPM.":[37],"Silicon":[38],"manufacturers":[39],"using":[42],"structural":[43,103],"vectors":[45,57,119],"improve":[47],"the":[48,53,74,86,107,113,141],"consequently,":[51],"reduce":[52],"defect":[54],"rates.":[55],"Structural":[56],"help":[58],"detect":[59],"defective":[60],"parts":[61,90],"debug":[63],"issues":[64],"an":[66],"automated":[67],"manner,":[68],"which":[69],"subsequently":[70],"allows":[71],"ramping":[72],"up":[73],"for":[76,120],"a":[77],"given":[78],"fairly":[80],"quickly.":[81],"In":[82],"addition,":[83],"it":[84],"reduces":[85],"number":[87],"of":[88,112,140],"escaped":[89],"thereby":[91],"guaranteeing":[92],"lower":[93],"DPM":[94],"fewer":[96],"field":[97],"returns.":[98],"However,":[99],"relying":[100],"more":[101],"on":[102],"tests":[104],"implies":[105],"set":[109],"should":[110],"be":[111],"highest":[114],"quality":[115],"may":[117],"include":[118],"fault":[121],"models":[122],"(in":[123],"addition":[124],"stuck-at":[126],"faults)":[127],"such":[128],"as":[129],"transition,":[130],"path-delay,":[131],"bridging,":[132],"n-detect,":[133],"in-line":[134],"resistance,":[135],"Iddq,":[136],"etc.,":[137],"covering":[138],"some":[139],"mechanisms.":[144]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}