{"id":"https://openalex.org/W1949476829","doi":"https://doi.org/10.1109/test.2004.1387429","title":"Test strategies for nanometer technologies","display_name":"Test strategies for nanometer technologies","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1949476829","doi":"https://doi.org/10.1109/test.2004.1387429","mag":"1949476829"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387429","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085174241","display_name":"Sharmila Sengupta","orcid":"https://orcid.org/0000-0003-1126-1049"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Sengupta","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5085174241"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0923686,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1421","last_page":"1421"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nanometre","display_name":"Nanometre","score":0.6421597003936768},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5732027292251587},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5723456144332886},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5598094463348389},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5501561164855957},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5459770560264587},{"id":"https://openalex.org/keywords/process-control","display_name":"Process control","score":0.4111217260360718},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32327455282211304},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21658074855804443},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10516321659088135},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08172687888145447}],"concepts":[{"id":"https://openalex.org/C77066764","wikidata":"https://www.wikidata.org/wiki/Q178674","display_name":"Nanometre","level":2,"score":0.6421597003936768},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5732027292251587},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5723456144332886},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5598094463348389},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5501561164855957},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5459770560264587},{"id":"https://openalex.org/C155386361","wikidata":"https://www.wikidata.org/wiki/Q1649571","display_name":"Process control","level":3,"score":0.4111217260360718},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32327455282211304},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21658074855804443},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10516321659088135},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08172687888145447},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387429","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2362687133","https://openalex.org/W2356695127","https://openalex.org/W2379723447","https://openalex.org/W2356634767","https://openalex.org/W2366500017","https://openalex.org/W3046459026","https://openalex.org/W2490129161","https://openalex.org/W2114517996","https://openalex.org/W2041577014","https://openalex.org/W2108148093"],"abstract_inverted_index":{"The":[0,61],"trend":[1],"toward":[2],"bigger":[3],"systems-on-a-chip":[4],"means":[5],"that":[6],"the":[7,17,92,113],"increase":[8],"in":[9,31,65,73,98],"die":[10],"size":[11],"alone":[12],"add":[13],"significant":[14,51],"DPM,":[15],"making":[16],"goal":[18],"of":[19,45,56,94],"double-digit":[20],"DPM":[21,53],"using":[22],"current":[23],"methods":[24],"infeasible.":[25],"To":[26,111],"keep":[27],"quality":[28],"under":[29],"control":[30],"nanometer":[32,99],"processes,":[33,100],"test":[34,88,108],"must":[35],"target":[36,78,112],"delay":[37],"defects,":[38],"noise":[39],"and":[40,76,120],"process":[41,116],"variation.":[42],"Functional":[43],"testing":[44],"high-performance":[46],"parts":[47],"continues":[48],"to":[49,106],"screen":[50],"unique":[52],"on":[54],"top":[55],"high":[57],"coverage":[58],"scan":[59],"content.":[60],"at-speed":[62,87],"tests":[63],"result":[64],"heavy":[66],"yield":[67],"losses":[68],"because":[69],"they":[70],"are":[71],"applied":[72],"non-native":[74],"mode,":[75],"could":[77],"functionally":[79],"unsensitizable":[80],"paths.":[81],"In":[82],"addition":[83],"DFT":[84],"supports":[85],"reliable":[86],"application":[89],"methods.":[90],"With":[91],"proliferation":[93],"subtle":[95],"defect":[96],"types":[97],"targeting":[101],"defects":[102,114],"directly":[103],"is":[104],"essential":[105],"contain":[107],"data":[109],"volume.":[110],"stochastic":[115],"such":[117],"as":[118],"N-defect":[119],"BIST":[121],"were":[122],"used.":[123]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}