{"id":"https://openalex.org/W1595036330","doi":"https://doi.org/10.1109/test.2004.1387426","title":"Achieving sub 100 DPPM defect levels on VDSM and nanometer ASICs","display_name":"Achieving sub 100 DPPM defect levels on VDSM and nanometer ASICs","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1595036330","doi":"https://doi.org/10.1109/test.2004.1387426","mag":"1595036330"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083871148","display_name":"Brady Benware","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"B.R. Benware","raw_affiliation_strings":["LSI Logic Corporation, Fort Collins, CO, USA","LSI Logic Corp., Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"LSI Logic Corporation, Fort Collins, CO, USA","institution_ids":[]},{"raw_affiliation_string":"LSI Logic Corp., Fort Collins, CO, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5083871148"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7114,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71481915,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1418","last_page":"1418"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6838313937187195},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.584932804107666},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5742816925048828},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5728363990783691},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5280994772911072},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5217791199684143},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5178656578063965},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4994473457336426},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4288488030433655},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42488452792167664},{"id":"https://openalex.org/keywords/outlier","display_name":"Outlier","score":0.41016873717308044},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2530093193054199},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07525655627250671}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6838313937187195},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.584932804107666},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5742816925048828},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5728363990783691},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5280994772911072},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5217791199684143},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5178656578063965},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4994473457336426},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4288488030433655},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42488452792167664},{"id":"https://openalex.org/C79337645","wikidata":"https://www.wikidata.org/wiki/Q779824","display_name":"Outlier","level":2,"score":0.41016873717308044},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2530093193054199},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07525655627250671},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1704018133"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W1991935474","https://openalex.org/W2021253405","https://openalex.org/W2091533492","https://openalex.org/W2323083271","https://openalex.org/W2543176856","https://openalex.org/W2154529098","https://openalex.org/W2624668974"],"abstract_inverted_index":{"Achieving":[0],"100":[1,18,103],"DPPM":[2,19],"on":[3,88],"today's":[4],"complex":[5],"ASIC":[6],"is":[7],"a":[8,56,98],"realistic":[9],"but":[10],"difficult":[11],"proposition.":[12],"This":[13],"work":[14],"deals":[15],"in":[16,101],"achieving":[17,102],"without":[20],"functional":[21],"testing":[22,74,107],"and":[23,40,68,91,111],"the":[24,50,115,118],"advances":[25],"that":[26,86],"are":[27,97],"needed":[28],"to":[29],"meet":[30],"these":[31],"challenges.":[32],"Structural":[33],"based":[34,42,62,83],"test":[35,54,84,94],"with":[36,60],"proper":[37],"design-for-test":[38],"(DFT)":[39],"scan":[41,61],"testing.":[43,81],"The":[44],"measuring":[45],"stick":[46],"for":[47],"DFT":[48],"was":[49],"stuck-at":[51],"fault":[52,79],"(SAF)":[53],"coverage":[55],"design":[57],"could":[58],"obtain":[59],"test.":[63],"Very":[64],"deep":[65],"sub-micron":[66],"(VDSM)":[67],"nanometric":[69],"designs":[70],"require":[71],"additional":[72],"structural":[73],"such":[75],"as":[76],"transition":[77],"delay":[78],"(TDF)":[80],"Defect":[82],"methods":[85],"focus":[87],"outlier":[89],"identification":[90],"removal":[92],"from":[93],"data":[95],"sets":[96],"critical":[99],"component":[100],"DPPM.":[104],"Finally,":[105],"adaptive":[106],"ensure":[108],"consistent":[109],"quality":[110],"reliability":[112],"results":[113],"over":[114],"lifetime":[116],"of":[117],"device.":[119]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}