{"id":"https://openalex.org/W1519719839","doi":"https://doi.org/10.1109/test.2004.1387412","title":"Test scheduling for network-on-chip with BIST and precedence constraints","display_name":"Test scheduling for network-on-chip with BIST and precedence constraints","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1519719839","doi":"https://doi.org/10.1109/test.2004.1387412","mag":"1519719839"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387412","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387412","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103115781","display_name":"Chunsheng Liu","orcid":"https://orcid.org/0000-0002-3784-662X"},"institutions":[{"id":"https://openalex.org/I33821262","display_name":"Lincoln University - Pennsylvania","ror":"https://ror.org/0521rfb23","country_code":"US","type":"education","lineage":["https://openalex.org/I33821262"]},{"id":"https://openalex.org/I114395901","display_name":"University of Nebraska\u2013Lincoln","ror":"https://ror.org/043mer456","country_code":"US","type":"education","lineage":["https://openalex.org/I114395901"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chunsheng Liu","raw_affiliation_strings":["Computer and Electronic Engineering, University of Nebraska, Lincoln, Omaha, NE, USA","[Comput. & Electron. Eng., Nebraska-Lincoln Univ., Omaha, NE, USA]"],"affiliations":[{"raw_affiliation_string":"Computer and Electronic Engineering, University of Nebraska, Lincoln, Omaha, NE, USA","institution_ids":["https://openalex.org/I114395901"]},{"raw_affiliation_string":"[Comput. & Electron. Eng., Nebraska-Lincoln Univ., Omaha, NE, USA]","institution_ids":["https://openalex.org/I33821262"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083346493","display_name":"\u00c9rika Cota","orcid":"https://orcid.org/0000-0001-7431-7738"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"E. Cota","raw_affiliation_strings":["PPGC-Instituto de Infomrm\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","[Universidade Federal do Rio Grande do Sul, Brazil]"],"affiliations":[{"raw_affiliation_string":"PPGC-Instituto de Infomrm\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"[Universidade Federal do Rio Grande do Sul, Brazil]","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032208035","display_name":"Hamid Sharif","orcid":"https://orcid.org/0000-0001-6229-2043"},"institutions":[{"id":"https://openalex.org/I114395901","display_name":"University of Nebraska\u2013Lincoln","ror":"https://ror.org/043mer456","country_code":"US","type":"education","lineage":["https://openalex.org/I114395901"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Sharif","raw_affiliation_strings":["Computer and Electronic Engineering, University of Nebraska, Lincoln, Omaha, NE, USA","university of nebraska"],"affiliations":[{"raw_affiliation_string":"Computer and Electronic Engineering, University of Nebraska, Lincoln, Omaha, NE, USA","institution_ids":["https://openalex.org/I114395901"]},{"raw_affiliation_string":"university of nebraska","institution_ids":["https://openalex.org/I114395901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113458314","display_name":"Dhiraj K. Pradhan","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D.K. Pradhan","raw_affiliation_strings":["University of Bristol, Bristol, UK","University of Bristol/UK"],"affiliations":[{"raw_affiliation_string":"University of Bristol, Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"University of Bristol/UK","institution_ids":["https://openalex.org/I36234482"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103115781"],"corresponding_institution_ids":["https://openalex.org/I114395901","https://openalex.org/I33821262"],"apc_list":null,"apc_paid":null,"fwci":6.2958,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.96673781,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1369","last_page":"1378"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7593395709991455},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6754483580589294},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6517447829246521},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5306022763252258},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5076078176498413},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4882390797138214},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4438351094722748},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.43245095014572144},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38894233107566833},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3881937265396118},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.16076064109802246},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14975878596305847},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08303910493850708},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07502540946006775}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7593395709991455},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6754483580589294},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6517447829246521},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5306022763252258},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5076078176498413},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4882390797138214},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4438351094722748},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.43245095014572144},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38894233107566833},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3881937265396118},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.16076064109802246},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14975878596305847},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08303910493850708},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07502540946006775},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2004.1387412","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387412","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},{"id":"mag:1490172656","is_oa":false,"landing_page_url":"http://research-information.bristol.ac.uk/en/publications/test-scheduling-for-networkonchip-with-bist-and-precedence-constraints(490adb44-8f1a-4d39-b8a9-423284d4cad7).html","pdf_url":null,"source":{"id":"https://openalex.org/S2765011064","display_name":"The Institute of Electrical and Electronics Engineers","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"The Institute of Electrical and Electronics Engineers","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1486331313","https://openalex.org/W1516699400","https://openalex.org/W1572969092","https://openalex.org/W1596724070","https://openalex.org/W1895504894","https://openalex.org/W2011039300","https://openalex.org/W2011403724","https://openalex.org/W2097483546","https://openalex.org/W2099502153","https://openalex.org/W2100927656","https://openalex.org/W2101221491","https://openalex.org/W2109600608","https://openalex.org/W2114637081","https://openalex.org/W2120392299","https://openalex.org/W2123184444","https://openalex.org/W2133238467","https://openalex.org/W2149132218","https://openalex.org/W2151243068","https://openalex.org/W2160642395","https://openalex.org/W2163590199","https://openalex.org/W2164203755","https://openalex.org/W2165642910","https://openalex.org/W2169584262","https://openalex.org/W4238141821","https://openalex.org/W4242912069","https://openalex.org/W4247438847","https://openalex.org/W6610072603","https://openalex.org/W6629014410","https://openalex.org/W6653189981"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2175646906","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1966325333","https://openalex.org/W2108200233"],"abstract_inverted_index":{"Network-on-a-chip":[0],"(NoC)":[1],"is":[2,22,46],"becoming":[3],"a":[4,12,28,114],"promising":[5],"paradigm":[6],"of":[7,27,35,63,107],"core-based":[8],"system.":[9],"We":[10,38,70],"propose":[11],"new":[13,91],"method":[14,21,92],"for":[15,32,53,83,117],"test":[16,34,41,98,118],"scheduling":[17,42,119],"in":[18,120],"NoC.":[19,121],"The":[20,105],"based":[23],"on":[24,97],"the":[25,33,73,84,90],"use":[26],"dedicated":[29],"routing":[30],"path":[31],"each":[36],"core.":[37],"show":[39,88],"that":[40,89],"under":[43],"this":[44],"approach":[45],"NP-complete":[47],"and":[48,78,110],"present":[49,66],"an":[50,67],"ILP":[51],"model":[52],"solving":[54],"small":[55],"NoC":[56],"instances.":[57],"For":[58],"NoCs":[59],"with":[60],"larger":[61],"number":[62],"cores,":[64],"we":[65],"efficient":[68],"heuristic.":[69],"then":[71],"improve":[72],"heuristic":[74],"by":[75],"including":[76],"BISTs":[77],"precedence":[79,111],"constraints.":[80],"Experimental":[81],"results":[82],"ITC'02":[85],"SoC":[86],"benchmarks":[87],"leads":[93],"to":[94,102],"substantial":[95],"reduction":[96],"application":[99],"time":[100],"compared":[101],"previous":[103],"work.":[104],"inclusion":[106],"BIST":[108],"tests":[109],"constraints":[112],"provides":[113],"comprehensive":[115],"solution":[116]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":7}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}