{"id":"https://openalex.org/W2163328306","doi":"https://doi.org/10.1109/test.2004.1387411","title":"Autonomous yet deterministic test of SOC cores","display_name":"Autonomous yet deterministic test of SOC cores","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2163328306","doi":"https://doi.org/10.1109/test.2004.1387411","mag":"2163328306"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387411","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387411","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059987567","display_name":"Ozgur Sinanoglu","orcid":"https://orcid.org/0000-0003-0782-0397"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"O. Sinanoglu","raw_affiliation_strings":["Computer Science and Engineering Department, University of California, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006811625","display_name":"Alex Orailo\u011flu","orcid":"https://orcid.org/0000-0002-6104-3923"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Orailoglu","raw_affiliation_strings":["Computer Science and Engineering Department, University of California, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, University of California, San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059987567"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23331207,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1359","last_page":"1368"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.7158457040786743},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6618396043777466},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6212736964225769},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.612735390663147},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6078334450721741},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5725561380386353},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.5414867401123047},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5090734362602234},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.49962806701660156},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.49416401982307434},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47326329350471497},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.47147276997566223},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37583422660827637},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.35471242666244507},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2083280086517334},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1774716079235077},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.11693650484085083},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.09553781151771545},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08940866589546204}],"concepts":[{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.7158457040786743},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6618396043777466},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6212736964225769},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.612735390663147},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6078334450721741},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5725561380386353},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.5414867401123047},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5090734362602234},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.49962806701660156},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.49416401982307434},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47326329350471497},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.47147276997566223},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37583422660827637},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.35471242666244507},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2083280086517334},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1774716079235077},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.11693650484085083},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.09553781151771545},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08940866589546204},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387411","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387411","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1486331313","https://openalex.org/W1557475698","https://openalex.org/W1763985980","https://openalex.org/W2011363932","https://openalex.org/W2099814124","https://openalex.org/W2105913179","https://openalex.org/W2107800433","https://openalex.org/W2118134904","https://openalex.org/W2120246395","https://openalex.org/W2122955150","https://openalex.org/W2130430551","https://openalex.org/W2134998505","https://openalex.org/W2135622428","https://openalex.org/W2137171438","https://openalex.org/W2144033909","https://openalex.org/W2150860197","https://openalex.org/W2151513752","https://openalex.org/W2164719222","https://openalex.org/W2170058895","https://openalex.org/W2170533364","https://openalex.org/W2587271961","https://openalex.org/W2798813531","https://openalex.org/W6629014410","https://openalex.org/W6681008240"],"related_works":["https://openalex.org/W2364150359","https://openalex.org/W2075356617","https://openalex.org/W2118952760","https://openalex.org/W2157726388","https://openalex.org/W2408214455","https://openalex.org/W2129851282","https://openalex.org/W2060366923","https://openalex.org/W2129591317","https://openalex.org/W2019719714","https://openalex.org/W2154529098"],"abstract_inverted_index":{"Increased":[0],"core":[1,32,60,99,107,121],"test":[2,8,26,53,95,137],"parallelism":[3],"translates":[4],"into":[5,31,92,105,134],"reduced":[6,136],"SOC":[7,47,52],"application":[9],"time;":[10],"yet":[11],"the":[12,25,40,57,75,87,93,106,115,120,127,130],"availability":[13],"of":[14,18,59,97,129],"a":[15,78,98],"limited":[16],"number":[17],"tester":[19,41],"channels":[20],"hampers":[21],"this":[22],"parallelism.":[23],"Furthermore,":[24],"vectors":[27,96],"to":[28,36,68,84],"be":[29,37],"delivered":[30],"scan":[33,108,122],"chains":[34],"need":[35],"stored":[38],"in":[39,71],"memory,":[42],"imposing":[43],"considerable":[44],"costs":[45],"on":[46],"tests.":[48],"We":[49],"propose":[50],"an":[51],"methodology":[54,132],"delivering":[55],"all":[56],"benefits":[58],"self-test,":[61],"while":[62,100],"ensuring":[63],"fault":[64],"coverage":[65],"levels":[66],"identical":[67],"those":[69],"attained":[70],"deterministic":[72],"test.":[73],"In":[74],"proposed":[76,131],"methodology,":[77],"single":[79],"LFSR":[80,88],"broadcasts":[81],"pseudo-random":[82],"patterns":[83,89],"each":[85],"core;":[86],"are":[90,102],"transformed":[91],"actual":[94],"they":[101],"being":[103],"shifted":[104],"chain.":[109],"The":[110,124],"transformation":[111],"is":[112],"realized":[113],"through":[114],"logic":[116],"gates":[117],"inserted":[118],"between":[119],"cells.":[123],"efficacy":[125],"and":[126],"cost-effectiveness":[128],"reflects":[133],"significantly":[135],"costs.":[138]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}