{"id":"https://openalex.org/W1620360335","doi":"https://doi.org/10.1109/test.2004.1387410","title":"Integrating core selection in the SOC test solution design-flow","display_name":"Integrating core selection in the SOC test solution design-flow","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1620360335","doi":"https://doi.org/10.1109/test.2004.1387410","mag":"1620360335"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387410","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005848285","display_name":"Erik Larsson","orcid":"https://orcid.org/0000-0001-6672-0279"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"E. Larsson","raw_affiliation_strings":["Embedded Systems Laboratory, Link\u00f6ping Universitet, Linkoping, Sweden","[Embedded Systems Lab, Link\u00f6ping University, Sweden]"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory, Link\u00f6ping Universitet, Linkoping, Sweden","institution_ids":["https://openalex.org/I102134673"]},{"raw_affiliation_string":"[Embedded Systems Lab, Link\u00f6ping University, Sweden]","institution_ids":["https://openalex.org/I102134673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5005848285"],"corresponding_institution_ids":["https://openalex.org/I102134673"],"apc_list":null,"apc_paid":null,"fwci":1.0312,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.7713648,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1349","last_page":"1358"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6526278853416443},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.548437774181366},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5046366453170776},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.504503607749939},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.47394564747810364},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.44532647728919983},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4232771396636963},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.42293262481689453},{"id":"https://openalex.org/keywords/test-case","display_name":"Test case","score":0.4146212935447693},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23733919858932495},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19529235363006592},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.14366522431373596},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10473701357841492},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.0991450846195221}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6526278853416443},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.548437774181366},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5046366453170776},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.504503607749939},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.47394564747810364},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.44532647728919983},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4232771396636963},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.42293262481689453},{"id":"https://openalex.org/C128942645","wikidata":"https://www.wikidata.org/wiki/Q1568346","display_name":"Test case","level":3,"score":0.4146212935447693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23733919858932495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19529235363006592},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.14366522431373596},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10473701357841492},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0991450846195221},{"id":"https://openalex.org/C152877465","wikidata":"https://www.wikidata.org/wiki/Q208042","display_name":"Regression analysis","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2004.1387410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387410","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},{"id":"pmh:oai:lup.lub.lu.se:ad868065-06b8-467f-8d00-1dbc4855f5c0","is_oa":false,"landing_page_url":"https://lup.lub.lu.se/record/2341154","pdf_url":null,"source":{"id":"https://openalex.org/S4306400536","display_name":"Lund University Publications (Lund University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I187531555","host_organization_name":"Lund University","host_organization_lineage":["https://openalex.org/I187531555"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"contributiontobookanthology/conference"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1905213452","https://openalex.org/W1985019520","https://openalex.org/W2022078312","https://openalex.org/W2106149802","https://openalex.org/W2120246395","https://openalex.org/W2125474840","https://openalex.org/W2126513855","https://openalex.org/W2132881562","https://openalex.org/W2139234345","https://openalex.org/W2146893269","https://openalex.org/W2152520168","https://openalex.org/W2165642910","https://openalex.org/W2341350247","https://openalex.org/W2503952136","https://openalex.org/W4246211886","https://openalex.org/W4254424307"],"related_works":["https://openalex.org/W2089540425","https://openalex.org/W2388040150","https://openalex.org/W4230718388","https://openalex.org/W3004013051","https://openalex.org/W2002682434","https://openalex.org/W2102117846","https://openalex.org/W2481546399","https://openalex.org/W2047284788","https://openalex.org/W2097141385","https://openalex.org/W2169731778"],"abstract_inverted_index":{"We":[0,116],"propose":[1],"a":[2,82,124,129],"technique":[3,60,105,127,140],"to":[4,19,34],"integrate":[5],"core":[6,31,51],"selection":[7,32,52,74],"in":[8,17,24],"the":[9,25,36,39,50,54,62,104,107,121,135],"SOC":[10],"(system-on-chip)":[11],"test":[12,42,56,65,72,76,87,95,98],"solution":[13,43],"design-flow.":[14],"It":[15],"can,":[16],"contrast":[18],"previous":[20],"approaches,":[21],"be":[22],"used":[23],"early":[26],"design-space":[27],"exploration":[28],"phase":[29],"(the":[30],"process)":[33],"evaluate":[35],"impact":[37],"on":[38,86],"system's":[40],"final":[41],"imposed":[44],"by":[45],"different":[46],"design":[47],"decisions,":[48],"i.e.":[49],"and":[53,75,79,89,97,114,119,128,134],"cores'":[55],"characteristics.":[57],"The":[58],"proposed":[59,122],"includes":[61],"interdependent":[63],"problems:":[64],"scheduling,":[66],"TAM":[67,90],"(test":[68],"access":[69],"mechanism)":[70],"design,":[71],"set":[73],"resource":[77],"floor-planning,":[78],"it":[80],"minimizes":[81],"weighted":[83],"cost-function":[84],"based":[85],"time":[88],"routing":[91],"cost":[92],"while":[93],"considering":[94],"conflicts":[96],"power":[99,110],"limitations.":[100],"An":[101],"advantage":[102],"with":[103],"is":[106],"novel":[108],"three-level":[109],"model:":[111],"system,":[112],"power-grid,":[113],"core.":[115],"have":[117],"implemented":[118],"compared":[120],"technique,":[123],"fast":[125],"estimation":[126],"computational":[130,147],"extensive":[131],"pseudo-exhaustive":[132],"method,":[133],"results":[136],"demonstrate":[137],"that":[138],"our":[139],"produces":[141],"high":[142],"quality":[143],"solutions":[144],"at":[145],"reasonable":[146],"cost.":[148]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}