{"id":"https://openalex.org/W1567993624","doi":"https://doi.org/10.1109/test.2004.1387402","title":"Within die thermal gradient impact on clock-skew: a new type of delay-fault mechanism","display_name":"Within die thermal gradient impact on clock-skew: a new type of delay-fault mechanism","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1567993624","doi":"https://doi.org/10.1109/test.2004.1387402","mag":"1567993624"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028591446","display_name":"S.A. Bota","orcid":"https://orcid.org/0000-0002-7653-0740"},"institutions":[{"id":"https://openalex.org/I50441567","display_name":"Universitat de les Illes Balears","ror":"https://ror.org/03e10x626","country_code":"ES","type":"education","lineage":["https://openalex.org/I50441567"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"S.A. Bota","raw_affiliation_strings":["Palma de Mallorca, University de les Illes Balears, Spain","Univ. de les Illes Baleares, Palma de Mallorca, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Palma de Mallorca, University de les Illes Balears, Spain","institution_ids":["https://openalex.org/I50441567"]},{"raw_affiliation_string":"Univ. de les Illes Baleares, Palma de Mallorca, Spain","institution_ids":["https://openalex.org/I50441567"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113873418","display_name":"Marc Rosales","orcid":null},"institutions":[{"id":"https://openalex.org/I50441567","display_name":"Universitat de les Illes Balears","ror":"https://ror.org/03e10x626","country_code":"ES","type":"education","lineage":["https://openalex.org/I50441567"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Rosales","raw_affiliation_strings":["Palma de Mallorca, University de les Illes Balears, Spain","Univ. de les Illes Baleares, Palma de Mallorca, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Palma de Mallorca, University de les Illes Balears, Spain","institution_ids":["https://openalex.org/I50441567"]},{"raw_affiliation_string":"Univ. de les Illes Baleares, Palma de Mallorca, Spain","institution_ids":["https://openalex.org/I50441567"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017434745","display_name":"Jos\u00e9 Luis D\u00edaz Rosello","orcid":null},"institutions":[{"id":"https://openalex.org/I50441567","display_name":"Universitat de les Illes Balears","ror":"https://ror.org/03e10x626","country_code":"ES","type":"education","lineage":["https://openalex.org/I50441567"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.L. Rosello","raw_affiliation_strings":["Palma de Mallorca, University de les Illes Balears, Spain","Univ. de les Illes Baleares, Palma de Mallorca, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Palma de Mallorca, University de les Illes Balears, Spain","institution_ids":["https://openalex.org/I50441567"]},{"raw_affiliation_string":"Univ. de les Illes Baleares, Palma de Mallorca, Spain","institution_ids":["https://openalex.org/I50441567"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103040522","display_name":"A. Keshavarzi","orcid":"https://orcid.org/0000-0001-6938-1161"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Keshavarzi","raw_affiliation_strings":["Circuit Research Laboratories, Intel Corporation, Portland, OR, USA","Circuit Research Labs., Intel Corporation, Portland, OR, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuit Research Laboratories, Intel Corporation, Portland, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuit Research Labs., Intel Corporation, Portland, OR, USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077705720","display_name":"J. Segura","orcid":"https://orcid.org/0000-0001-9742-2936"},"institutions":[{"id":"https://openalex.org/I50441567","display_name":"Universitat de les Illes Balears","ror":"https://ror.org/03e10x626","country_code":"ES","type":"education","lineage":["https://openalex.org/I50441567"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Segura","raw_affiliation_strings":["Palma de Mallorca, University de les Illes Balears, Spain","Univ. de les Illes Balears, Palma de Mallorca, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Palma de Mallorca, University de les Illes Balears, Spain","institution_ids":["https://openalex.org/I50441567"]},{"raw_affiliation_string":"Univ. de les Illes Balears, Palma de Mallorca, Spain","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2098,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.87757495,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1276","last_page":"1283"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7213097810745239},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6411228775978088},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.537047803401947},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.5227394700050354},{"id":"https://openalex.org/keywords/thermal","display_name":"Thermal","score":0.4880041182041168},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4555526673793793},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.42964693903923035},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3269820809364319},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18414029479026794},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.17304950952529907},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11161443591117859},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10148537158966064},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.08130988478660583}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7213097810745239},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6411228775978088},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.537047803401947},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.5227394700050354},{"id":"https://openalex.org/C204530211","wikidata":"https://www.wikidata.org/wiki/Q752823","display_name":"Thermal","level":2,"score":0.4880041182041168},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4555526673793793},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.42964693903923035},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3269820809364319},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18414029479026794},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.17304950952529907},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11161443591117859},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10148537158966064},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08130988478660583},{"id":"https://openalex.org/C153294291","wikidata":"https://www.wikidata.org/wiki/Q25261","display_name":"Meteorology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1516922759","https://openalex.org/W1595368737","https://openalex.org/W2041053190","https://openalex.org/W2069493778","https://openalex.org/W2103810183","https://openalex.org/W2111411160","https://openalex.org/W2111596650","https://openalex.org/W2115468286","https://openalex.org/W2117648153","https://openalex.org/W2118761978","https://openalex.org/W2128107124","https://openalex.org/W2134067926","https://openalex.org/W2137528577","https://openalex.org/W2145014643","https://openalex.org/W2147398188","https://openalex.org/W2149417654","https://openalex.org/W2156747864","https://openalex.org/W2158881717","https://openalex.org/W3143002681","https://openalex.org/W4243164749","https://openalex.org/W6635424516","https://openalex.org/W6792412695"],"related_works":["https://openalex.org/W4232019485","https://openalex.org/W2156857157","https://openalex.org/W2028052815","https://openalex.org/W2076413498","https://openalex.org/W2164834710","https://openalex.org/W2123512677","https://openalex.org/W4327499872","https://openalex.org/W2116259070","https://openalex.org/W2128528443","https://openalex.org/W2097706495"],"abstract_inverted_index":{"As":[0],"chips":[1],"become":[2],"faster,":[3],"the":[4,22,61,87,90,113,134,142,156,167,184,188],"need":[5],"to":[6,56,86,93,154,183],"test":[7,181],"them":[8],"at":[9],"their":[10],"intended":[11],"speed":[12,170],"of":[13,70,136,158,172,187],"operation":[14],"has":[15],"been":[16],"recognized.":[17],"High-speed":[18],"operation,":[19],"together":[20],"with":[21,84],"higher":[23],"switching":[24],"activity":[25],"typically":[26],"induced":[27],"during":[28,41],"test,":[29],"can":[30],"result":[31],"in":[32,45],"a":[33,57,99,146,152],"die-thermal":[34],"distribution":[35,48],"significantly":[36],"different":[37,159],"from":[38],"that":[39],"achieved":[40],"normal":[42],"operation.":[43],"Differences":[44],"thermal":[46,137,163],"map":[47,138],"between":[49],"normal-":[50],"and":[51,161],"test-mode":[52],"operations":[53],"give":[54],"rise":[55],"non-uniform":[58,104],"impact":[59,69,135,157],"on":[60,141],"relative":[62],"path":[63],"delay":[64,96,106,144,180],"within":[65],"logic":[66],"blocks.":[67],"The":[68,103],"test-induced":[71,190],"hot":[72],"spots":[73],"may":[74],"artificially":[75],"slow":[76],"down":[77],"non-critical":[78],"paths":[79],"or":[80],"speed-up":[81],"critical":[82,115],"ones":[83],"respect":[85],"clock":[88,111,124,143,168],"making":[89,166],"whole":[91],"die":[92,185],"fail":[94],"(pass)":[95],"testing":[97],"for":[98,110],"good":[100],"(bad)":[101],"part.":[102],"thermal-induced":[105],"is":[107,118],"especially":[108],"important":[109],"circuitry,":[112],"most":[114],"block,":[116],"which":[117],"impacted":[119],"even":[120],"if":[121],"exact":[122],"zero-skew":[123],"routing":[125],"algorithms":[126],"are":[127],"adopted.":[128],"In":[129],"this":[130],"work":[131],"we":[132],"analyze":[133],"temperature":[139,173],"changes":[140],"identifying":[145],"new":[147],"delay-fault":[148],"mechanism.":[149],"We":[150],"propose":[151],"technique":[153,176],"minimize":[155],"test-":[160],"normal-mode":[162],"maps":[164],"by":[165],"tree":[169],"independent":[171],"gradients.":[174],"This":[175],"allows":[177],"applying":[178],"confidently":[179],"patterns":[182],"regardless":[186],"thermal-map":[189],"modification.":[191]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}