{"id":"https://openalex.org/W2160892073","doi":"https://doi.org/10.1109/test.2004.1387401","title":"Impact of body bias on delay fault testing of nanoscale CMOS circuits","display_name":"Impact of body bias on delay fault testing of nanoscale CMOS circuits","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2160892073","doi":"https://doi.org/10.1109/test.2004.1387401","mag":"2160892073"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111972172","display_name":"Bipul C. Paul","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"B.C. Paul","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010036155","display_name":"C. Neau","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Neau","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Roy","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111972172"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.5156,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.70195578,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"8","issue":null,"first_page":"1269","last_page":"1275"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.8197507858276367},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7428504228591919},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7245852947235107},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6195827722549438},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5184752345085144},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5140515565872192},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5136892199516296},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.48752400279045105},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.416655033826828},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.40226760506629944},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3714914917945862},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22511783242225647},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16930001974105835}],"concepts":[{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.8197507858276367},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7428504228591919},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7245852947235107},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6195827722549438},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5184752345085144},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5140515565872192},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5136892199516296},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.48752400279045105},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.416655033826828},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.40226760506629944},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3714914917945862},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22511783242225647},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16930001974105835},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1941797339","https://openalex.org/W2013221816","https://openalex.org/W2087773252","https://openalex.org/W2101848657","https://openalex.org/W2103126659","https://openalex.org/W2105440885","https://openalex.org/W2107766185","https://openalex.org/W2111253780","https://openalex.org/W2116391920","https://openalex.org/W2117076170","https://openalex.org/W2119130057","https://openalex.org/W2145750057","https://openalex.org/W2153047365","https://openalex.org/W2158705165","https://openalex.org/W2170444169","https://openalex.org/W2534732202","https://openalex.org/W2752885492","https://openalex.org/W3139022131","https://openalex.org/W3145128584","https://openalex.org/W3148660165","https://openalex.org/W4240732800","https://openalex.org/W6672556086","https://openalex.org/W6793581205"],"related_works":["https://openalex.org/W2069427488","https://openalex.org/W4281694563","https://openalex.org/W2080696413","https://openalex.org/W2163182355","https://openalex.org/W1506140395","https://openalex.org/W4232799642","https://openalex.org/W3014521742","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W1965165143"],"abstract_inverted_index":{"A":[0],"body":[1,20,48,67,88],"biasing":[2,68,89],"technique":[3],"has":[4],"recently":[5],"been":[6],"proposed":[7],"for":[8],"microprocessors":[9],"in":[10],"sub-100":[11],"nm":[12],"technology":[13],"generations.":[14],"It":[15],"is":[16],"shown":[17],"that":[18,85],"forward":[19],"bias":[21,49],"(FBB)":[22],"reduces":[23],"the":[24,29,36,45,51,60,74,86,92,101,112],"leakage":[25],"power":[26],"and":[27,65,73],"suppresses":[28],"effect":[30,46],"of":[31,38,47,55,62,76],"process":[32,108],"variation":[33,109],"while":[34,110],"reducing":[35],"complexity":[37],"dual":[39],"V/sub":[40],"th/":[41],"technology.":[42],"We":[43,58],"study":[44],"on":[50,70,80,96],"delay":[52,97],"fault":[53,98],"testing":[54],"CMOS":[56],"circuits.":[57],"analyze":[59],"impact":[61,95],"both":[63],"fixed":[64],"adaptive":[66,87],"techniques":[69],"test":[71,102,113],"cost":[72,103],"quality":[75,114],"test.":[77],"Statistical":[78],"analysis":[79],"several":[81],"benchmark":[82],"circuits":[83],"shows":[84],"design":[90],"have":[91],"most":[93],"effective":[94],"by":[99],"maintaining":[100],"at":[104,115],"its":[105,116],"minimum":[106],"under":[107],"ensuring":[111],"highest":[117],"level.":[118]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}