{"id":"https://openalex.org/W2122585251","doi":"https://doi.org/10.1109/test.2004.1387399","title":"34.1 Gbps low jitter, low BER high-speed parallel CMOS interface for interconnections in high-speed memory test system","display_name":"34.1 Gbps low jitter, low BER high-speed parallel CMOS interface for interconnections in high-speed memory test system","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2122585251","doi":"https://doi.org/10.1109/test.2004.1387399","mag":"2122585251"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387399","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015605858","display_name":"Daisuke Watanabe","orcid":"https://orcid.org/0000-0002-6385-8894"},"institutions":[{"id":"https://openalex.org/I4210103901","display_name":"Advantest (Japan)","ror":"https://ror.org/01bvpmp82","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210103901"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"D. Watanabe","raw_affiliation_strings":["ADVANTEST Corporation, Ora-gun, Gunma, Japan","ADVANTEST Corp., Gunma, Japan"],"affiliations":[{"raw_affiliation_string":"ADVANTEST Corporation, Ora-gun, Gunma, Japan","institution_ids":["https://openalex.org/I4210103901"]},{"raw_affiliation_string":"ADVANTEST Corp., Gunma, Japan","institution_ids":["https://openalex.org/I4210103901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001171873","display_name":"Masayuki Suda","orcid":"https://orcid.org/0000-0003-0869-2366"},"institutions":[{"id":"https://openalex.org/I4210103901","display_name":"Advantest (Japan)","ror":"https://ror.org/01bvpmp82","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210103901"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Suda","raw_affiliation_strings":["ADVANTEST Corporation, Ora-gun, Gunma, Japan","ADVANTEST Corp., Gunma, Japan"],"affiliations":[{"raw_affiliation_string":"ADVANTEST Corporation, Ora-gun, Gunma, Japan","institution_ids":["https://openalex.org/I4210103901"]},{"raw_affiliation_string":"ADVANTEST Corp., Gunma, Japan","institution_ids":["https://openalex.org/I4210103901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056204368","display_name":"T. Okayasu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210103901","display_name":"Advantest (Japan)","ror":"https://ror.org/01bvpmp82","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210103901"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Okayasu","raw_affiliation_strings":["ADVANTEST Corporation, Ora-gun, Gunma, Japan","ADVANTEST Corp., Gunma, Japan"],"affiliations":[{"raw_affiliation_string":"ADVANTEST Corporation, Ora-gun, Gunma, Japan","institution_ids":["https://openalex.org/I4210103901"]},{"raw_affiliation_string":"ADVANTEST Corp., Gunma, Japan","institution_ids":["https://openalex.org/I4210103901"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015605858"],"corresponding_institution_ids":["https://openalex.org/I4210103901"],"apc_list":null,"apc_paid":null,"fwci":1.067,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79658123,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"1255","last_page":"1262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9094245433807373},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.7834798097610474},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6483863592147827},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6287518739700317},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5950536727905273},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5607460141181946},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.5031861662864685},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4285472631454468},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42443016171455383},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.415963739156723},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38138607144355774},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30599862337112427},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24494263529777527},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.12431052327156067},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.11620074510574341},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09040749073028564}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9094245433807373},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.7834798097610474},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6483863592147827},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6287518739700317},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5950536727905273},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5607460141181946},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.5031861662864685},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4285472631454468},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42443016171455383},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.415963739156723},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38138607144355774},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30599862337112427},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24494263529777527},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.12431052327156067},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.11620074510574341},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09040749073028564},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387399","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8100000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1490491299","https://openalex.org/W1525058109","https://openalex.org/W2108301848","https://openalex.org/W2143232235","https://openalex.org/W6631367021"],"related_works":["https://openalex.org/W1933111953","https://openalex.org/W2003312501","https://openalex.org/W2091946342","https://openalex.org/W1520599922","https://openalex.org/W2510718891","https://openalex.org/W2126574816","https://openalex.org/W1994021281","https://openalex.org/W2624154251","https://openalex.org/W2102417914","https://openalex.org/W2139484866"],"abstract_inverted_index":{"To":[0],"solve":[1],"the":[2,108],"transmission":[3],"bottleneck":[4],"inside":[5],"ATE":[6,23],"systems,":[7],"we":[8,70],"developed":[9,72],"a":[10,73,81],"high-speed":[11],"parallel":[12],"CMOS":[13],"interface":[14,26,49,109],"macro,":[15],"which":[16],"is":[17,28,51,103],"flexibly":[18],"applicable":[19],"to":[20,33,45,57,66],"ASICs":[21],"in":[22],"systems.":[24],"The":[25,48,97,112],"macro":[27,50,102],"capable":[29,52],"of":[30,53,94,100,107],"providing":[31],"up":[32],"16":[34],"TX":[35],"and/or":[36],"RX":[37],"channels:":[38],"Moreover,":[39],"multiple":[40],"macros":[41],"can":[42],"be":[43],"implemented":[44],"one":[46],"chip.":[47],"transmitting":[54],"from":[55],"DC":[56],"34.1":[58],"Gbps":[59],"(2.13":[60],"Gbps/spl":[61],"times/16":[62],"channels).":[63],"In":[64],"order":[65],"achieve":[67],"ultra-low":[68],"BER,":[69],"have":[71],"low-jitter":[74],"digital":[75],"delay":[76],"locked":[77],"loop":[78],"circuit":[79],"as":[80],"4-phase":[82],"clock":[83],"source":[84],"for":[85],"SerDes":[86],"circuits.":[87],"This":[88],"solution":[89],"yields":[90],"1.5":[91],"ps":[92],"rms":[93],"random":[95,98],"jitter.":[96],"jitter":[99],"this":[101],"less":[104],"than":[105],"one-eighth":[106],"using":[110],"PLL.":[111],"eye-opening":[113],"reaches":[114],"0.7UI":[115],"at":[116],"BER=10/sup":[117],"-19/.":[118]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}