{"id":"https://openalex.org/W1846601222","doi":"https://doi.org/10.1109/test.2004.1387398","title":"Digital synchronization for reconfigurable ATE","display_name":"Digital synchronization for reconfigurable ATE","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1846601222","doi":"https://doi.org/10.1109/test.2004.1387398","mag":"1846601222"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077157327","display_name":"B.G. West","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"B.G. West","raw_affiliation_strings":["Credence, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Credence, San Jose, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053995143","display_name":"Morgan Jones","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M.F. Jones","raw_affiliation_strings":["Credence, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Credence, San Jose, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5077157327"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08148751,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1249","last_page":"1254"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.8161522150039673},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7839243412017822},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.720709502696991},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5941263437271118},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.4904758632183075},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44139671325683594},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35337895154953003},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07856738567352295},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07661765813827515}],"concepts":[{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.8161522150039673},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7839243412017822},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.720709502696991},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5941263437271118},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.4904758632183075},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44139671325683594},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35337895154953003},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07856738567352295},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07661765813827515},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1502003894","https://openalex.org/W2119313557","https://openalex.org/W2120178472"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W3042736233","https://openalex.org/W2082487009","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882"],"abstract_inverted_index":{"This":[0,44],"work":[1],"introduces":[2],"a":[3,8,71,86],"digital":[4],"synchronization":[5,25,66],"technique":[6],"for":[7,30],"highly":[9],"reconfigurable":[10],"ATE":[11,69],"platform":[12],"that":[13],"overcomes":[14],"inherent":[15],"scaling,":[16],"multisite,":[17],"and":[18,39,58],"other":[19],"limitations":[20],"in":[21,68,85],"currently":[22,51],"used":[23],"instrument":[24],"methods.":[26],"A":[27],"new":[28],"strategy":[29,45],"integrated":[31],"circuit":[32],"test":[33,38],"synchronisation":[34],"across":[35],"several":[36],"active":[37],"measurement":[40],"instruments":[41],"are":[42],"described.":[43],"is":[46,59,70],"much":[47],"more":[48,60],"flexible":[49],"than":[50],"available":[52],"star":[53],"or":[54],"bus":[55],"trigger":[56],"arrangements,":[57],"accurate":[61],"as":[62],"well.":[63],"The":[64,74],"second":[65],"mechanism":[67],"vector":[72],"synchronisation.":[73],"logic":[75],"to":[76],"implement":[77],"the":[78],"described":[79],"mechanisms":[80],"has":[81],"been":[82],"successfully":[83],"implemented":[84],"Xilinx":[87],"Virtex2":[88],"FPGA.":[89]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}