{"id":"https://openalex.org/W1730451159","doi":"https://doi.org/10.1109/test.2004.1387390","title":"Transfer functions for the reference clock jitter in a serial link: theory and applications","display_name":"Transfer functions for the reference clock jitter in a serial link: theory and applications","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1730451159","doi":"https://doi.org/10.1109/test.2004.1387390","mag":"1730451159"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052977775","display_name":"Mike Li","orcid":"https://orcid.org/0000-0003-4514-7260"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Mike Li","raw_affiliation_strings":["Wavecrest, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Wavecrest, San Jose, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084321021","display_name":"Andy Martwick","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Martwick","raw_affiliation_strings":["Intel Corporation, Folsom, CA, USA","Intel, Folsom, CA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Folsom, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Folsom, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071312920","display_name":"Gerry Talbot","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"G. Talbot","raw_affiliation_strings":["Advanced Micro Devices, Inc., Boxborough, MA, USA","AMD, MA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Boxborough, MA, USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"AMD, MA","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067143344","display_name":"J. Wilstrup","orcid":null},"institutions":[{"id":"https://openalex.org/I22113271","display_name":"Teradyne (United States)","ror":"https://ror.org/02b00gr50","country_code":"US","type":"company","lineage":["https://openalex.org/I22113271"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Wilstrup","raw_affiliation_strings":["Teradyne, Inc., Fridley, MN, USA","Teradyne Inc., Fridley, MN"],"affiliations":[{"raw_affiliation_string":"Teradyne, Inc., Fridley, MN, USA","institution_ids":["https://openalex.org/I22113271"]},{"raw_affiliation_string":"Teradyne Inc., Fridley, MN","institution_ids":["https://openalex.org/I22113271"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5052977775"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.3352,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.95442129,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1158","last_page":"1167"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9636924266815186},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.602944552898407},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5959174633026123},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.49893808364868164},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.45971089601516724},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44827625155448914},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.30608832836151123},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14623138308525085},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13585010170936584},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13450023531913757},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.10526964068412781}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9636924266815186},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.602944552898407},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5959174633026123},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.49893808364868164},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.45971089601516724},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44827625155448914},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.30608832836151123},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14623138308525085},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13585010170936584},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13450023531913757},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.10526964068412781}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387390","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320333911","display_name":"Center for Depression Research and Clinical Care, University of Texas Southwestern Medical Center","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1544623790","https://openalex.org/W1599994156","https://openalex.org/W2167173403","https://openalex.org/W2294347919","https://openalex.org/W6635849157","https://openalex.org/W6697084112"],"related_works":["https://openalex.org/W2052455055","https://openalex.org/W1506442459","https://openalex.org/W2001020839","https://openalex.org/W4386968318","https://openalex.org/W331180034","https://openalex.org/W2090237663","https://openalex.org/W1487986186","https://openalex.org/W2224788396","https://openalex.org/W2174922170","https://openalex.org/W1574257586"],"abstract_inverted_index":{"Transfer":[0],"functions":[1,82],"for":[2,22,57,72],"the":[3,13,48,73,84,89],"reference":[4,18,90,107],"clock":[5,19,24,91,108],"jitter":[6,39,44,49,63,80,87],"in":[7],"a":[8,65,93],"serial":[9,105],"link":[10,106],"such":[11],"as":[12],"PCI":[14],"express":[15],"100":[16],"MHz":[17],"are":[20,40,54,113],"established":[21,41],"various":[23],"and":[25,37,42,110],"data":[26],"recovery":[27],"circuits":[28],"(CDRCs).":[29],"In":[30],"addition,":[31],"mathematical":[32],"interrelationships":[33],"between":[34],"phase,":[35],"period,":[36],"cycle-to-cycle":[38],"phase":[43,86],"is":[45,75],"used":[46],"with":[47],"transfer":[50,59,81,96],"function.":[51],"Numerical":[52],"simulations":[53],"carried":[55],"out":[56],"these":[58,79],"functions.":[60],"Relevant":[61],"eye-closure/total":[62],"at":[64],"certain":[66],"bit":[67],"error":[68],"rate":[69],"(BER)":[70],"level":[71],"receiver":[74],"estimated":[76],"by":[77],"applying":[78],"to":[83,104],"measured":[85],"of":[88,95,100],"over":[92],"range":[94],"function":[97],"parameters.":[98],"Implications":[99],"this":[101],"new":[102],"development":[103],"testing":[109],"specification":[111],"formulation":[112],"discussed.":[114]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}