{"id":"https://openalex.org/W2099561790","doi":"https://doi.org/10.1109/test.2004.1387386","title":"Tri-scan: a novel DFT technique for CMOS path delay fault testing","display_name":"Tri-scan: a novel DFT technique for CMOS path delay fault testing","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2099561790","doi":"https://doi.org/10.1109/test.2004.1387386","mag":"2099561790"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387386","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014522199","display_name":"Ramyanshu Datta","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R. Datta","raw_affiliation_strings":["Computer Engineering Research Center, University of Technology, Austin, TX, USA","Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101591819","display_name":"Ravi P. Gupta","orcid":"https://orcid.org/0000-0001-9290-6050"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ravi Gupta","raw_affiliation_strings":["Computer Engineering Research Center, University of Technology, Austin, TX, USA","Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067409753","display_name":"Antony Sebastine","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Sebastine","raw_affiliation_strings":["Computer Engineering Research Center, University of Technology, Austin, TX, USA","Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.A. Abraham","raw_affiliation_strings":["Computer Engineering Research Center, University of Technology, Austin, TX, USA","Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049580102","display_name":"M. d'Abreu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. d'Abreu","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","[Sun Microsystems, Sunnyvale, CA]"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"[Sun Microsystems, Sunnyvale, CA]","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5014522199"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":1.319,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.81476524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"6","issue":null,"first_page":"1118","last_page":"1127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7795380353927612},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6901764273643494},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.6840354800224304},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6777017116546631},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6531590819358826},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6355816721916199},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6059024333953857},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5867892503738403},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5795949101448059},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5698694586753845},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5525873303413391},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5000810623168945},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4699927568435669},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4686683118343353},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4452732503414154},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.4426569640636444},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42970582842826843},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4213574230670929},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3753097653388977},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.29545462131500244},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.28157228231430054},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22261694073677063},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1978304088115692},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1928761601448059},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1492011845111847}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7795380353927612},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6901764273643494},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.6840354800224304},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6777017116546631},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6531590819358826},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6355816721916199},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6059024333953857},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5867892503738403},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5795949101448059},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5698694586753845},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5525873303413391},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5000810623168945},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4699927568435669},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4686683118343353},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4452732503414154},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.4426569640636444},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42970582842826843},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4213574230670929},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3753097653388977},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.29545462131500244},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.28157228231430054},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22261694073677063},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1978304088115692},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1928761601448059},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1492011845111847},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/test.2004.1387386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387386","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.128.1701","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.128.1701","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ieeexplore.ieee.org/iel5/9526/30190/01387386.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.138.4540","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.138.4540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.itcprogramdev.org/itc2004proc/papers/pdfs/0039_2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1903669731","https://openalex.org/W1913241451","https://openalex.org/W1980985044","https://openalex.org/W2005319125","https://openalex.org/W2012087965","https://openalex.org/W2108103162","https://openalex.org/W2110164501","https://openalex.org/W2112173236","https://openalex.org/W2128627202","https://openalex.org/W2136869472","https://openalex.org/W2141985270","https://openalex.org/W2160337870","https://openalex.org/W6653729481"],"related_works":["https://openalex.org/W2117171289","https://openalex.org/W1852363244","https://openalex.org/W1501621551","https://openalex.org/W2888456858","https://openalex.org/W2001654810","https://openalex.org/W2172250424","https://openalex.org/W2127184179","https://openalex.org/W2049913894","https://openalex.org/W2080818541","https://openalex.org/W2537616607"],"abstract_inverted_index":{"We":[0,81],"propose":[1],"a":[2],"novel":[3],"design":[4],"for":[5,13,33,72,106],"testability":[6],"technique":[7,97],"to":[8,19,30,78,88,110,120],"apply":[9],"two":[10],"pattern":[11],"tests":[12],"path":[14,102,113],"delay":[15,39,103,114],"fault":[16,104,115],"testing.":[17],"Due":[18],"stringent":[20],"timing":[21],"requirements":[22],"of":[23,85,92,101,112],"deep-submicron":[24],"VLSI":[25],"chips,":[26],"design-for-test":[27],"schemes":[28],"have":[29],"be":[31],"tailored":[32],"detecting":[34],"stuck-at":[35],"as":[36,38,47,57,76],"well":[37],"faults":[40],"quickly":[41],"and":[42,68,124],"efficiently.":[43],"Existing":[44],"techniques":[45,55],"such":[46,56],"enhanced":[48],"scan":[49,73,107,138],"add":[50],"substantial":[51],"hardware":[52],"overhead,":[53],"whereas":[54],"scan-shifting":[58],"or":[59],"functional":[60],"justification":[61],"make":[62],"the":[63,83,90,99,121],"test":[64],"generation":[65],"process":[66],"complex":[67],"produce":[69],"lower":[70],"coverage":[71],"based":[74,108],"designs":[75,109],"compared":[77],"non-scan":[79],"designs.":[80],"exploit":[82],"characteristics":[84],"CMOS":[86],"circuitry":[87],"enable":[89],"application":[91],"two-pattern":[93],"tests.":[94],"The":[95,129],"proposed":[96],"reduces":[98],"problem":[100],"testing":[105,116],"that":[111],"with":[117],"complete":[118],"accessibility":[119],"combinational":[122],"logic,":[123],"has":[125],"minimal":[126],"area":[127],"overhead.":[128],"scheme":[130],"also":[131],"provides":[132],"significant":[133],"reduction":[134],"in":[135],"power":[136],"during":[137],"operation.":[139]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}