{"id":"https://openalex.org/W2153953399","doi":"https://doi.org/10.1109/test.2004.1387379","title":"A hierarchical DFT architecture for chip, board and system test/debug","display_name":"A hierarchical DFT architecture for chip, board and system test/debug","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2153953399","doi":"https://doi.org/10.1109/test.2004.1387379","mag":"2153953399"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387379","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043018467","display_name":"C.A. Njinda","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"C.A. Njinda","raw_affiliation_strings":["Procket Networks, Milpitas, CA, USA"],"affiliations":[{"raw_affiliation_string":"Procket Networks, Milpitas, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5043018467"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2578,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61043793,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1061","last_page":"1071"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7855988144874573},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.727941632270813},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5725484490394592},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5515038967132568},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.5368512272834778},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5175434947013855},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.516207754611969},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5122391581535339},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4596068859100342},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.44273602962493896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3384752869606018},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3018729090690613},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15996399521827698},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.1284763216972351},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08702898025512695},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.06609806418418884}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7855988144874573},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.727941632270813},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5725484490394592},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5515038967132568},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.5368512272834778},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5175434947013855},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.516207754611969},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5122391581535339},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4596068859100342},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.44273602962493896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3384752869606018},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3018729090690613},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15996399521827698},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.1284763216972351},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08702898025512695},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.06609806418418884},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387379","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387379","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1528872186","https://openalex.org/W1575728663","https://openalex.org/W1581327216","https://openalex.org/W1600567638","https://openalex.org/W1869544623","https://openalex.org/W1874075800","https://openalex.org/W1944607425","https://openalex.org/W1954467151","https://openalex.org/W2060104589","https://openalex.org/W2097100364","https://openalex.org/W2112502828","https://openalex.org/W2124058650","https://openalex.org/W2155599474","https://openalex.org/W2159889097","https://openalex.org/W4248451031"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2366922255","https://openalex.org/W2387706296","https://openalex.org/W2347893649"],"abstract_inverted_index":{"This":[0,58],"work":[1],"presents":[2],"the":[3,23,41,56,76,94,100],"Procket":[4],"DFT":[5,33,53],"architecture":[6,59],"which":[7,65,98],"is":[8,47,92],"developed":[9],"to":[10,49,82,88,103],"improve":[11],"manufacturability":[12],"(time-to-market,":[13],"high":[14],"quality":[15],"and":[16,28,43,72,109],"ease":[17],"of":[18,75],"chip/board/system":[19],"bring-up)":[20],"thus":[21],"reducing":[22],"time":[24],"for":[25,61,69,84,106],"chip":[26],"ramp":[27],"initial":[29],"system":[30,110],"bring-up.":[31],"Common":[32],"structures":[34,54],"are":[35],"used":[36,48,105],"on":[37],"all":[38,51,89],"chips":[39],"in":[40],"family":[42],"a":[44],"similar":[45],"process":[46],"access":[50],"on-chip":[52],"from":[55],"system.":[57],"allows":[60,99],"reconfigurable":[62],"scan":[63],"chains,":[64],"includes":[66],"parallel":[67],"chains":[68,77],"tester":[70],"access,":[71],"various":[73],"sections":[74],"during":[78],"board/system":[79],"bring":[80],"up":[81],"allow":[83],"easy":[85],"diagnosis.":[86],"Access":[87],"debug":[90],"features":[91],"via":[93],"IEEE":[95],"1149.1":[96],"ports":[97],"same":[101],"software":[102],"be":[104],"chip,":[107],"board":[108],"debug.":[111]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}