{"id":"https://openalex.org/W1607765749","doi":"https://doi.org/10.1109/test.2004.1387367","title":"Post-packaging auto repair techniques for fast row cycle embedded DRAM","display_name":"Post-packaging auto repair techniques for fast row cycle embedded DRAM","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1607765749","doi":"https://doi.org/10.1109/test.2004.1387367","mag":"1607765749"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387367","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101476774","display_name":"Osamu Wada","orcid":"https://orcid.org/0000-0001-6918-3499"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"O. Wada","raw_affiliation_strings":["Semiconductor Company, Toshiba Corporation, Kawasaki, Japan","[Semicond. Co., Toshiba Corp., Kawasaki, Japan]"],"affiliations":[{"raw_affiliation_string":"Semiconductor Company, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"[Semicond. Co., Toshiba Corp., Kawasaki, Japan]","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034388450","display_name":"T. Namekawa","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Namekawa","raw_affiliation_strings":["Semiconductor Company, Toshiba Corporation, Kawasaki, Japan","[Semicond. Co., Toshiba Corp., Kawasaki, Japan]"],"affiliations":[{"raw_affiliation_string":"Semiconductor Company, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"[Semicond. Co., Toshiba Corp., Kawasaki, Japan]","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010249669","display_name":"Hiroshi It\u00f4","orcid":"https://orcid.org/0000-0002-2072-3113"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Ito","raw_affiliation_strings":["Semiconductor Company, Toshiba Corporation, Kawasaki, Japan","[Semicond. Co., Toshiba Corp., Kawasaki, Japan]"],"affiliations":[{"raw_affiliation_string":"Semiconductor Company, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"[Semicond. Co., Toshiba Corp., Kawasaki, Japan]","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064766599","display_name":"A. Nakayama","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Nakayama","raw_affiliation_strings":["Semiconductor Company, Toshiba Corporation, Kawasaki, Japan","[Semicond. Co., Toshiba Corp., Kawasaki, Japan]"],"affiliations":[{"raw_affiliation_string":"Semiconductor Company, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"[Semicond. Co., Toshiba Corp., Kawasaki, Japan]","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047672572","display_name":"Shuso Fujii","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Fujii","raw_affiliation_strings":["Semiconductor Company, Toshiba Corporation, Kawasaki, Japan","[Semicond. Co., Toshiba Corp., Kawasaki, Japan]"],"affiliations":[{"raw_affiliation_string":"Semiconductor Company, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"[Semicond. Co., Toshiba Corp., Kawasaki, Japan]","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101476774"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":0.2639,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.56735324,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1016","last_page":"1023"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8263331651687622},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7662912607192993},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6036009788513184},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5409271717071533},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.495736688375473},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.46889418363571167},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.44725894927978516},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3254927098751068},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2752740979194641}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8263331651687622},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7662912607192993},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6036009788513184},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5409271717071533},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.495736688375473},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.46889418363571167},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.44725894927978516},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3254927098751068},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2752740979194641},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2004.1387367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387367","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.100.276","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.100.276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.itcprogramdev.org/itc2004proc/Papers/PDFs/0035_4.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1483152377","https://openalex.org/W1501552401","https://openalex.org/W1531033805","https://openalex.org/W1968572156","https://openalex.org/W1974775547","https://openalex.org/W2098263385","https://openalex.org/W2128597845","https://openalex.org/W2788058898"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W4401568740","https://openalex.org/W2098207691","https://openalex.org/W3148568549","https://openalex.org/W2030816003","https://openalex.org/W1902394829","https://openalex.org/W2269247540","https://openalex.org/W1968572156","https://openalex.org/W4214773815","https://openalex.org/W3204477689"],"abstract_inverted_index":{"A":[0],"test":[1,25,72],"flow":[2],"using":[3],"a":[4,14,37],"auto":[5,30,59],"repair":[6,31],"technique":[7],"has":[8],"also":[9],"been":[10],"proposed.":[11],"It":[12,47],"assumes":[13],"conventional":[15],"wafer":[16],"testing,":[17],"but":[18],"puts":[19],"much":[20],"weight":[21],"on":[22],"the":[23,28],"post-package":[24],"by":[26,69],"utilizing":[27],"proposed":[29],"technique.":[32],"This":[33],"is":[34],"implemented":[35],"in":[36],"36":[38],"Mb":[39],"embedded":[40],"DRAM":[41],"macro":[42],"of":[43,49,61],"6ns":[44],"cycle":[45],"time.":[46],"consists":[48],"internal":[50,58],"compare":[51],"circuit,":[52],"redundancy":[53],"analyzer,":[54],"and":[55,73],"anti-fuses.":[56],"The":[57],"programming":[60],"anti-fuse":[62],"fixes":[63],"post-packaging":[64],"failures":[65],"that":[66],"might":[67],"appear":[68],"final":[70],"at-speed":[71],"contributes":[74],"to":[75],"yield":[76],"improvement.":[77]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}