{"id":"https://openalex.org/W1574438493","doi":"https://doi.org/10.1109/test.2004.1387364","title":"Programmable at-speed array and functional BIST for embedded DRAM LSI","display_name":"Programmable at-speed array and functional BIST for embedded DRAM LSI","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1574438493","doi":"https://doi.org/10.1109/test.2004.1387364","mag":"1574438493"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387364","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108619045","display_name":"M. Kume","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"M. Kume","raw_affiliation_strings":["Enterprise Server Division, Hitachi Ltd., Kanagawa-ken, Japan"],"affiliations":[{"raw_affiliation_string":"Enterprise Server Division, Hitachi Ltd., Kanagawa-ken, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084457084","display_name":"K. Uehara","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Uehara","raw_affiliation_strings":["Enterprise Server Division, Hitachi Ltd., Kanagawa-ken, Japan"],"affiliations":[{"raw_affiliation_string":"Enterprise Server Division, Hitachi Ltd., Kanagawa-ken, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001569219","display_name":"M. Itakura","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Itakura","raw_affiliation_strings":["Enterprise Server Division, Hitachi Ltd., Kanagawa-ken, Japan"],"affiliations":[{"raw_affiliation_string":"Enterprise Server Division, Hitachi Ltd., Kanagawa-ken, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050107769","display_name":"H. Sawamoto","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Sawamoto","raw_affiliation_strings":["Enterprise Server Division, Hitachi Ltd., Kanagawa-ken, Japan"],"affiliations":[{"raw_affiliation_string":"Enterprise Server Division, Hitachi Ltd., Kanagawa-ken, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066541499","display_name":"Takashi Kobayashi","orcid":"https://orcid.org/0000-0003-2841-8129"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kobayashi","raw_affiliation_strings":["Micro Device Division, Hitachi Ltd., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Micro Device Division, Hitachi Ltd., Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045391986","display_name":"Minoru Hasegawa","orcid":"https://orcid.org/0000-0003-3738-2682"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Hasegawa","raw_affiliation_strings":["Micro Device Division, Hitachi Ltd., Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Micro Device Division, Hitachi Ltd., Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054637948","display_name":"Hideki Hayashi","orcid":"https://orcid.org/0000-0003-1056-2886"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Hayashi","raw_affiliation_strings":["Hitachi ULSI Systems Co. Ltd, Tokyo, Japan","Hitachi ULSI Systems Company Limited, Oume, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Hitachi ULSI Systems Co. Ltd, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Hitachi ULSI Systems Company Limited, Oume, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5108619045"],"corresponding_institution_ids":["https://openalex.org/I65143321"],"apc_list":null,"apc_paid":null,"fwci":0.7916,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.73316169,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"18","issue":null,"first_page":"988","last_page":"996"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9276135563850403},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7284310460090637},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6873553991317749},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6654981970787048},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5747071504592896},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5067749619483948},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4822026491165161},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.46093904972076416},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.45859140157699585},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4259827435016632},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.411485880613327},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2292948067188263},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.20633485913276672},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.15571266412734985},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1442076861858368},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.0714188814163208}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9276135563850403},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7284310460090637},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6873553991317749},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6654981970787048},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5747071504592896},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5067749619483948},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4822026491165161},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.46093904972076416},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.45859140157699585},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4259827435016632},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.411485880613327},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2292948067188263},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.20633485913276672},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.15571266412734985},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1442076861858368},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.0714188814163208},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2004.1387364","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.117.7091","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.117.7091","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.itcprogramdev.org/itc2004proc/papers/pdfs/0035_1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5899999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1531033805","https://openalex.org/W1666259012","https://openalex.org/W1977765666","https://openalex.org/W2109087211","https://openalex.org/W2150714491","https://openalex.org/W2155599474","https://openalex.org/W2164754947","https://openalex.org/W2569809228","https://openalex.org/W2917224946","https://openalex.org/W6633542989"],"related_works":["https://openalex.org/W4386903460","https://openalex.org/W2516517078","https://openalex.org/W1992487929","https://openalex.org/W4297812927","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W2536264121","https://openalex.org/W2900372418","https://openalex.org/W2582197177"],"abstract_inverted_index":{"A":[0],"new":[1],"approach":[2],"to":[3],"DFT":[4],"(design":[5],"for":[6,8,34,44],"test)":[7],"an":[9,52],"embedded":[10,53],"DRAM":[11,36,54],"LSI":[12,56],"is":[13,22,58],"proposed":[14],"in":[15,51],"This":[16],"work.":[17],"One":[18],"powerful":[19],"BIST":[20,33,43],"engine":[21],"implemented":[23,50],"on":[24],"the":[25,31,35,45],"LSI,":[26],"which":[27,57],"executes":[28],"not":[29],"only":[30],"array":[32],"and":[37],"SRAM":[38],"macros,":[39],"but":[40],"also":[41],"functional":[42],"whole":[46],"chip.":[47],"It":[48],"was":[49],"cache":[55],"presented":[59],"together":[60],"with":[61],"measured":[62],"results.":[63]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}