{"id":"https://openalex.org/W2114081084","doi":"https://doi.org/10.1109/test.2004.1387354","title":"I/O self-leakage test","display_name":"I/O self-leakage test","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2114081084","doi":"https://doi.org/10.1109/test.2004.1387354","mag":"2114081084"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055415632","display_name":"Ali Muhtaro\u011flu","orcid":"https://orcid.org/0000-0001-8986-2587"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Muhtaroglu","raw_affiliation_strings":["Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","Logic Technol. Dev., Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Logic Technol. Dev., Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059941118","display_name":"B. Provost","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Provost","raw_affiliation_strings":["Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","Logic Technol. Dev., Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Logic Technol. Dev., Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073424423","display_name":"T. Rahal-Arabi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Rahal-Arabi","raw_affiliation_strings":["Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","Logic Technol. Dev., Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Logic Technol. Dev., Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113819120","display_name":"G. Taylor","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Taylor","raw_affiliation_strings":["Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","Logic Technol. Dev., Intel Corp., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Logic Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Logic Technol. Dev., Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5055415632"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":2.1341,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.87751084,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"903","last_page":"906"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7578932046890259},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4706061780452728},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4667437672615051},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46528878808021545},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4368639290332794},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4326106011867523},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4259008765220642},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33194297552108765},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3033924698829651},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2679026126861572}],"concepts":[{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7578932046890259},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4706061780452728},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4667437672615051},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46528878808021545},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4368639290332794},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4326106011867523},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4259008765220642},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33194297552108765},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3033924698829651},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2679026126861572},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1709517310","https://openalex.org/W2160994299","https://openalex.org/W2279979617"],"related_works":["https://openalex.org/W2142462517","https://openalex.org/W4376453582","https://openalex.org/W2317123011","https://openalex.org/W3147033875","https://openalex.org/W3156288925","https://openalex.org/W2385771124","https://openalex.org/W2012047566","https://openalex.org/W2965236686","https://openalex.org/W1568390478","https://openalex.org/W2110446288"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"the":[3,6,25,30,34,46],"implementation":[4],"of":[5,68],"self-leakage":[7,47,58],"test,":[8],"a":[9,19,38,62],"new":[10],"approach":[11],"for":[12,21,44,65],"unconnected":[13],"I/O":[14,69],"leakage":[15,22,70],"testing.":[16],"It":[17],"provides":[18],"path":[20],"current":[23],"through":[24],"on-chip":[26],"leakers":[27],"and":[28],"uses":[29],"voltage":[31],"drop":[32],"at":[33,71],"pad":[35],"to":[36],"detect":[37],"pass/fail":[39],"condition.":[40],"A":[41],"detailed":[42],"methodology":[43,60],"defining":[45],"test":[48,59],"specifications":[49],"has":[50],"been":[51],"developed.":[52],"Preliminary":[53],"silicon":[54],"data":[55],"shows":[56],"that":[57],"provide":[61],"viable":[63],"method":[64],"high-volume":[66],"monitoring":[67],"minimal":[72],"on-die":[73],"DFT":[74],"(design-for-test)":[75],"overhead.":[76]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}