{"id":"https://openalex.org/W1583437861","doi":"https://doi.org/10.1109/test.2004.1387351","title":"Embedded test for a new memory-card architecture","display_name":"Embedded test for a new memory-card architecture","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1583437861","doi":"https://doi.org/10.1109/test.2004.1387351","mag":"1583437861"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387351","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387351","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088031796","display_name":"Dave Resnick","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"D. Resnick","raw_affiliation_strings":["Cray, Inc., Chippewa Falls, WI, USA","Cray Inc., Chippewa Falls, WI, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cray, Inc., Chippewa Falls, WI, USA","institution_ids":[]},{"raw_affiliation_string":"Cray Inc., Chippewa Falls, WI, USA#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5088031796"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07004677,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"875","last_page":"882"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7594345211982727},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6621870398521423},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.6607972383499146},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.6200504302978516},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5643101930618286},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.547049880027771},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5195260643959045},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.4915519654750824},{"id":"https://openalex.org/keywords/memory-test","display_name":"Memory test","score":0.45799997448921204},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.42924782633781433},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.42318400740623474},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.41995736956596375},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.39825332164764404},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.365627646446228},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.33149898052215576},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2665671706199646}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7594345211982727},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6621870398521423},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.6607972383499146},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.6200504302978516},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5643101930618286},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.547049880027771},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5195260643959045},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.4915519654750824},{"id":"https://openalex.org/C3017990537","wikidata":"https://www.wikidata.org/wiki/Q6815759","display_name":"Memory test","level":3,"score":0.45799997448921204},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.42924782633781433},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.42318400740623474},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.41995736956596375},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.39825332164764404},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.365627646446228},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.33149898052215576},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2665671706199646},{"id":"https://openalex.org/C169760540","wikidata":"https://www.wikidata.org/wiki/Q207011","display_name":"Neuroscience","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C169900460","wikidata":"https://www.wikidata.org/wiki/Q2200417","display_name":"Cognition","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387351","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387351","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4000000059604645,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2155373950","https://openalex.org/W2145210935","https://openalex.org/W4229986244","https://openalex.org/W4243618206","https://openalex.org/W2138825797","https://openalex.org/W4287306385","https://openalex.org/W2140395285","https://openalex.org/W2025304002","https://openalex.org/W2188570941","https://openalex.org/W2047684617"],"abstract_inverted_index":{"Requirements":[0],"for":[1,63],"a":[2,23,32,37,78,97,106],"new":[3],"Cray":[4],"Inc.":[5],"computer":[6],"system":[7,60],"mean":[8],"that":[9,66],"the":[10,28,34,47,64,72,75,82,86,91,120,126],"system's":[11],"memory":[12,20,29,55,83,87],"cards":[13,48],"have":[14],"high-speed":[15],"SerDes":[16,76],"interfaces":[17],"and":[18,46,85,114],"multiple":[19],"controllers":[21],"in":[22,105],"semicustom":[24],"IC":[25],"close":[26],"to":[27,53],"chips.":[30],"As":[31],"result,":[33],"functionality":[35],"of":[36,71,125],"card":[38,65,73],"is":[39,43,61,103,131],"much":[40],"greater":[41],"than":[42,117],"current":[44],"practice,":[45],"can":[49,67],"not":[50],"be":[51],"connected":[52],"existing":[54],"testers.":[56],"An":[57],"embedded":[58],"test":[59,68,101,127],"designed":[62],"all":[69],"aspects":[70],"including":[74],"paths,":[77],"large":[79],"L3":[80],"cache,":[81],"controllers,":[84],"parts":[88],"mounted":[89],"on":[90],"cards,":[92],"with":[93,109],"testing":[94],"driven":[95],"from":[96],"JTAG":[98],"port.":[99],"The":[100],"capability":[102],"based":[104],"microcoded":[107],"controller,":[108],"data":[110],"packets":[111],"being":[112,122],"generated":[113],"checked":[115],"rather":[116],"directly":[118],"controlling":[119],"logic":[121],"exercised.":[123],"Some":[124],"implementation":[128],"discussed":[129],"here":[130],"patent":[132],"pending.":[133]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}