{"id":"https://openalex.org/W1541172118","doi":"https://doi.org/10.1109/test.2004.1387347","title":"Built-in self-test for system-on-chip: a case study","display_name":"Built-in self-test for system-on-chip: a case study","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1541172118","doi":"https://doi.org/10.1109/test.2004.1387347","mag":"1541172118"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387347","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387347","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033039433","display_name":"Charles E. Stroud","orcid":null},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"C. Stroud","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aubum University, AL, USA","Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aubum University, AL, USA","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085290216","display_name":"John Sunwoo","orcid":"https://orcid.org/0000-0003-4314-7232"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Sunwoo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aubum University, AL, USA","Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aubum University, AL, USA","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076773231","display_name":"S. Garimella","orcid":null},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Garimella","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aubum University, AL, USA","Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aubum University, AL, USA","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080672136","display_name":"Jonathan Harris","orcid":null},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Harris","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aubum University, AL, USA","Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aubum University, AL, USA","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA","institution_ids":["https://openalex.org/I82497590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033039433"],"corresponding_institution_ids":["https://openalex.org/I82497590"],"apc_list":null,"apc_paid":null,"fwci":2.1104,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.8699547,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8647606372833252},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7212710380554199},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7044812440872192},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5395539999008179},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5246113538742065},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.482331246137619},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4569573402404785},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4480389952659607},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4343441426753998},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4117053151130676},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.23554188013076782}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8647606372833252},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7212710380554199},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7044812440872192},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5395539999008179},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5246113538742065},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.482331246137619},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4569573402404785},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4480389952659607},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4343441426753998},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4117053151130676},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.23554188013076782}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/test.2004.1387347","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387347","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.126.3209","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.126.3209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.itcprogramdev.org/itc2004proc/papers/pdfs/0030_1.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.137.8723","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.137.8723","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.johnsunwoo.com/conference/itc04.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W53227076","https://openalex.org/W1519752471","https://openalex.org/W1524155523","https://openalex.org/W1762004504","https://openalex.org/W1798884210","https://openalex.org/W1881430677","https://openalex.org/W1909747176","https://openalex.org/W1983320508","https://openalex.org/W2093467715","https://openalex.org/W2097100364","https://openalex.org/W2098076619","https://openalex.org/W2115795793","https://openalex.org/W2151335319","https://openalex.org/W2152577665","https://openalex.org/W2153497163","https://openalex.org/W2163865290","https://openalex.org/W4235244711","https://openalex.org/W6638102753","https://openalex.org/W6682229080"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W272033699","https://openalex.org/W1692883217","https://openalex.org/W2406926880"],"abstract_inverted_index":{"We":[0,90],"describe":[1],"the":[2,37,68,75,82,87,93,101,110,115,127,132,135,139,152,158,162,168],"development":[3],"of":[4,13,74,100,109,122,134,150,167],"built-in":[5],"self-test":[6],"(BIST)":[7],"for":[8,21,57],"a":[9,14,27,46,156],"generic":[10],"SoC":[11],"consisting":[12],"field":[15,47],"programmable":[16,48,69],"gate":[17],"array":[18],"(FPGA)":[19],"core":[20,77,84,160],"application":[22],"specific":[23],"logic":[24,70],"along":[25],"with":[26],"processor":[28,136,159],"and":[29,71,78,105,146],"several":[30],"memory":[31,103,124,142],"cores.":[32,89],"Our":[33],"target":[34],"device":[35],"was":[36,60,161],"Atmel":[38],"AT94K":[39],"series":[40],"system-on-chip":[41],"(SoC),":[42],"also":[43],"known":[44],"as":[45],"system":[49],"level":[50],"integrated":[51],"circuit":[52],"(FPSLIC).":[53],"The":[54,112],"original":[55],"goal":[56],"this":[58],"project":[59],"to":[61,65,80,85,137],"develop":[62],"BIST":[63],"configurations":[64],"completely":[66],"test":[67,86],"routing":[72],"resources":[73],"FPGA":[76,83,94,128,140,153],"then":[79],"use":[81],"other":[88,116],"found":[91],"that":[92],"can":[95],"provide":[96],"only":[97],"limited":[98],"testing":[99,108,121,151,164],"some":[102,123],"cores":[104,125],"even":[106],"less":[107],"processor.":[111],"processor,":[113],"on":[114],"hand,":[117],"provides":[118,143],"more":[119,147],"effective":[120],"than":[126],"core.":[129,154],"In":[130],"addition,":[131],"ability":[133],"write":[138],"configuration":[141],"an":[144],"improved":[145],"efficient":[148],"method":[149],"As":[155],"result,":[157],"primary":[163],"resource":[165],"instead":[166],"FPGA.":[169]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}