{"id":"https://openalex.org/W1503055913","doi":"https://doi.org/10.1109/test.2004.1387346","title":"Verification on port connections","display_name":"Verification on port connections","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1503055913","doi":"https://doi.org/10.1109/test.2004.1387346","mag":"1503055913"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387346","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091627286","display_name":"Geeng-Wei Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Geeng-Wei Lee","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Nat. Chiao Tung Univ, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115602054","display_name":"Chun-Yao Wang","orcid":"https://orcid.org/0000-0002-4536-214X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Yao Wang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","National Tsing Hua University"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"National Tsing Hua University","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107969989","display_name":"Juinn-Dar Huang","orcid":"https://orcid.org/0000-0001-5961-7863"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Juinn-Dar Huang","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","National Yang Ming Chiao Tung University"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"National Yang Ming Chiao Tung University","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111925764","display_name":"Jing-Yang Jou","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jing-Yang Jou","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","National Yang Ming Chiao Tung University"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"National Yang Ming Chiao Tung University","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5091627286"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05561277,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"830","last_page":"836"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7881169319152832},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7510398626327515},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.654545247554779},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4997072219848633},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4991443157196045},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4749608039855957},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4509694576263428},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38535141944885254},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35821932554244995},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17722269892692566},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17660030722618103},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17310357093811035},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1475355327129364},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0696181058883667}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7881169319152832},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7510398626327515},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.654545247554779},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4997072219848633},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4991443157196045},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4749608039855957},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4509694576263428},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38535141944885254},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35821932554244995},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17722269892692566},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17660030722618103},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17310357093811035},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1475355327129364},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0696181058883667},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2004.1387346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387346","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.118.2471","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.118.2471","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.itcprogramdev.org/itc2004proc/papers/pdfs/0029_3.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1979477906","https://openalex.org/W2096691973","https://openalex.org/W2098977057","https://openalex.org/W2100027596","https://openalex.org/W2110493715","https://openalex.org/W2117040048","https://openalex.org/W2125015298","https://openalex.org/W2145515320","https://openalex.org/W2156247211","https://openalex.org/W2168663941","https://openalex.org/W6674760651"],"related_works":["https://openalex.org/W2388040150","https://openalex.org/W4230718388","https://openalex.org/W2502691491","https://openalex.org/W1631753024","https://openalex.org/W2004325343","https://openalex.org/W2138022277","https://openalex.org/W3142211975","https://openalex.org/W2120424507","https://openalex.org/W2592133661","https://openalex.org/W2533212402"],"abstract_inverted_index":{"In":[0],"a":[1,19,61,65,69,89],"system-on-a-chip":[2],"(SOC)":[3],"design,":[4],"several":[5],"to":[6,17,23,35,94],"hundreds":[7],"of":[8,27,39,51],"design":[9],"blocks":[10],"or":[11,64],"intellectual":[12],"properties":[13],"(IPs)":[14],"are":[15,58,98],"integrated":[16,29,59],"form":[18],"complex":[20],"function.":[21],"Prior":[22],"verify":[24,95],"the":[25,28,37,40,49,74,84],"functionality":[26],"IPs,":[30],"it":[31],"is":[32],"very":[33],"important":[34],"ensure":[36],"correctness":[38],"port":[41,54,79,96],"connections":[42,55,97],"among":[43],"these":[44],"IPs.":[45],"This":[46],"work":[47],"addresses":[48],"problem":[50],"verification":[52,91],"on":[53],"while":[56],"IPs":[57],"into":[60],"larger":[62],"block":[63],"system,":[66],"and":[67,73,88],"presents":[68],"new":[70],"connection":[71],"model":[72,77],"corresponding":[75],"error":[76],"for":[78],"connections.":[80],"An":[81],"algorithm":[82],"providing":[83],"minimum":[85],"pattern":[86],"set":[87],"general":[90],"flow":[92],"used":[93],"also":[99],"proposed.":[100]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}