{"id":"https://openalex.org/W1516422828","doi":"https://doi.org/10.1109/test.2004.1387340","title":"DFT for test optimisations in a complex mixed-signal SOC - case study on TI's TNETD7300 ADSL modem device","display_name":"DFT for test optimisations in a complex mixed-signal SOC - case study on TI's TNETD7300 ADSL modem device","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1516422828","doi":"https://doi.org/10.1109/test.2004.1387340","mag":"1516422828"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387340","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064212987","display_name":"K. Nikila","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":true,"raw_author_name":"K. Nikila","raw_affiliation_strings":["Texas Instruments (India) Pvt. Ltd., Bangalore, India","Texas Instruments Pvt. Ltd., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments (India) Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instruments Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028519358","display_name":"Rubin Parekhji","orcid":"https://orcid.org/0009-0000-6625-2786"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"R.A. Parekhji","raw_affiliation_strings":["Texas Instruments (India) Pvt. Ltd., Bangalore, India","Texas Instruments Pvt. Ltd., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments (India) Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instruments Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064212987"],"corresponding_institution_ids":["https://openalex.org/I4210109535","https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":1.8047,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.84959609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"18","issue":null,"first_page":"773","last_page":"782"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asymmetric-digital-subscriber-line","display_name":"Asymmetric digital subscriber line","score":0.8276064991950989},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.7456158399581909},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6660440564155579},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5953836441040039},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5866974592208862},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5739092826843262},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.48417502641677856},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46943381428718567},{"id":"https://openalex.org/keywords/logic-analyzer","display_name":"Logic analyzer","score":0.45574143528938293},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.426663339138031},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41756671667099},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36279767751693726},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3269147276878357},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27896004915237427},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.2762817144393921},{"id":"https://openalex.org/keywords/digital-subscriber-line","display_name":"Digital subscriber line","score":0.21503812074661255},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.1367519497871399},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.11784210801124573},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.1090436577796936},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0900489091873169},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08774122595787048},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07942098379135132}],"concepts":[{"id":"https://openalex.org/C183512234","wikidata":"https://www.wikidata.org/wiki/Q161618","display_name":"Asymmetric digital subscriber line","level":3,"score":0.8276064991950989},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.7456158399581909},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6660440564155579},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5953836441040039},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5866974592208862},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5739092826843262},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.48417502641677856},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46943381428718567},{"id":"https://openalex.org/C188434589","wikidata":"https://www.wikidata.org/wiki/Q1478762","display_name":"Logic analyzer","level":3,"score":0.45574143528938293},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.426663339138031},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41756671667099},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36279767751693726},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3269147276878357},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27896004915237427},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2762817144393921},{"id":"https://openalex.org/C201374245","wikidata":"https://www.wikidata.org/wiki/Q104534","display_name":"Digital subscriber line","level":2,"score":0.21503812074661255},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.1367519497871399},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.11784210801124573},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.1090436577796936},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0900489091873169},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08774122595787048},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07942098379135132},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C158007255","wikidata":"https://www.wikidata.org/wiki/Q1055222","display_name":"Spectrum analyzer","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387340","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W603405442","https://openalex.org/W1501987125","https://openalex.org/W1502477161","https://openalex.org/W1528872186","https://openalex.org/W1581219481","https://openalex.org/W1581327216","https://openalex.org/W1583304273","https://openalex.org/W1625855991","https://openalex.org/W1964811935","https://openalex.org/W2102127226","https://openalex.org/W2109023668","https://openalex.org/W2117188119","https://openalex.org/W2136575309","https://openalex.org/W2165157401","https://openalex.org/W2166789195","https://openalex.org/W2503952136","https://openalex.org/W2936804578","https://openalex.org/W4230027260","https://openalex.org/W4231603221","https://openalex.org/W4241954507","https://openalex.org/W4246779724","https://openalex.org/W6684539909","https://openalex.org/W6828014658"],"related_works":["https://openalex.org/W2146381271","https://openalex.org/W2165948443","https://openalex.org/W2377850316","https://openalex.org/W776711554","https://openalex.org/W1944932277","https://openalex.org/W2114676663","https://openalex.org/W4231893950","https://openalex.org/W2129134570","https://openalex.org/W2989178840","https://openalex.org/W2013546400"],"abstract_inverted_index":{"The":[0],"design":[1,121],"and":[2,17,37,42,57,77,90,93,116,122],"integration":[3,11],"challenges":[4],"for":[5,9,55,70],"SOCs":[6],"include":[7],"DFT":[8,25],"test":[10,15,18,48,61,99,112,123],"to":[12,45,101],"meet":[13],"the":[14,24,110,120],"quality":[16],"cost":[19],"goals.":[20],"This":[21],"work":[22],"describes":[23],"implementation":[26],"on":[27],"TNETD7300,":[28],"a":[29,94],"single":[30],"chip":[31],"ADSL":[32],"modem":[33],"SOC":[34,98],"with":[35,65],"analog":[36,66],"digital":[38,63],"sub-systems,":[39],"IP":[40,82],"cores":[41,83],"embedded":[43],"memories,":[44],"address":[46],"several":[47],"optimisation":[49],"requirements,":[50],"including":[51],"scan":[52],"architecture":[53],"support":[54,102],"high-end":[56],"low-cost":[58],"testers,":[59],"concurrent":[60],"of":[62,97,113],"logic":[64,71],"functions,":[67],"at-speed":[68],"testing":[69,80],"operating":[72],"in":[73,126,130],"different":[74],"clock":[75,78],"domains":[76],"frequencies,":[79],"non-homogeneous":[81],"together,":[84],"configurable":[85],"memory":[86],"BIST":[87],"operation,":[88],"static":[89],"dynamic":[91],"burn-in,":[92],"comprehensive":[95],"set":[96],"modes":[100],"these":[103],"operations.":[104],"These":[105],"techniques":[106],"have":[107,117],"significantly":[108],"influenced":[109,119],"silicon":[111],"this":[114],"device,":[115],"also":[118],"methodology":[124],"adopted":[125],"other":[127],"similar":[128],"designs":[129],"Texas":[131],"Instruments.":[132]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}