{"id":"https://openalex.org/W2111017630","doi":"https://doi.org/10.1109/test.2004.1387338","title":"Test strategies for a 40 Gbps framer SoC","display_name":"Test strategies for a 40 Gbps framer SoC","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2111017630","doi":"https://doi.org/10.1109/test.2004.1387338","mag":"2111017630"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026713453","display_name":"H.T. Heineken","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"H.T. Heineken","raw_affiliation_strings":["Sacramento Design Center, Ample Communications, Inc., Sacramento, CA, USA","Sacremento Design Center, Ample Commun. Inc., Sacremento, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sacramento Design Center, Ample Communications, Inc., Sacramento, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sacremento Design Center, Ample Commun. Inc., Sacremento, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042379366","display_name":"J. Khare","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.B. Khare","raw_affiliation_strings":["Sacramento Design Center, Ample Communications, Inc., Sacramento, CA, USA","Sacremento Design Center, Ample Commun. Inc., Sacremento, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sacramento Design Center, Ample Communications, Inc., Sacramento, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sacremento Design Center, Ample Commun. Inc., Sacremento, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5026713453"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2578,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58939201,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"29","issue":null,"first_page":"758","last_page":"763"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.8804123401641846},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7237486243247986},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5393497943878174},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5006821155548096},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4502987265586853},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.433817982673645},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4220418930053711},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3586978614330292},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33506715297698975},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2792049050331116},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06979799270629883},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06711405515670776}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.8804123401641846},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7237486243247986},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5393497943878174},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5006821155548096},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4502987265586853},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.433817982673645},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4220418930053711},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3586978614330292},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33506715297698975},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2792049050331116},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06979799270629883},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06711405515670776},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320847","display_name":"Science Foundation Ireland","ror":"https://ror.org/0271asj38"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1527363716","https://openalex.org/W1983808249","https://openalex.org/W1986941465","https://openalex.org/W1988192422","https://openalex.org/W2037926253","https://openalex.org/W2041090186","https://openalex.org/W2042615416","https://openalex.org/W2064338941","https://openalex.org/W2070552259","https://openalex.org/W2074760143","https://openalex.org/W2107088307","https://openalex.org/W2109675596","https://openalex.org/W2112978605","https://openalex.org/W2118774291","https://openalex.org/W2129563753","https://openalex.org/W2130712464","https://openalex.org/W2131198338","https://openalex.org/W2140682638","https://openalex.org/W2151244242","https://openalex.org/W2157756541","https://openalex.org/W2464905271","https://openalex.org/W3106950219","https://openalex.org/W4235388778","https://openalex.org/W6660895474","https://openalex.org/W6668248493","https://openalex.org/W6679607699","https://openalex.org/W6786656051"],"related_works":["https://openalex.org/W2078862364","https://openalex.org/W1978339999","https://openalex.org/W2388589331","https://openalex.org/W1569991298","https://openalex.org/W2545489593","https://openalex.org/W4246351405","https://openalex.org/W1970762549","https://openalex.org/W2549099758","https://openalex.org/W4234083032","https://openalex.org/W2115579119"],"abstract_inverted_index":{"This":[0],"work":[1],"describes":[2,41],"DFT/DFD/DFM":[3],"strategies":[4],"implemented":[5],"on":[6],"a":[7,15],"40":[8],"Gbps":[9],"framer":[10],"chip.":[11],"The":[12],"device":[13],"is":[14],"1500":[16],"pin,":[17],"over":[18],"10M":[19],"gate":[20],"SoC":[21],"with":[22],"multiple":[23],"PLLs/DLLs":[24],"and":[25,37,45],"2.5":[26],"GHz":[27],"IOs.":[28],"Some":[29],"novel":[30],"techniques":[31],"were":[32],"required":[33],"to":[34],"ensure":[35],"quality":[36],"manufacturability.":[38],"It":[39],"also":[40],"the":[42,52],"various":[43],"area":[44],"design":[46,53],"complexity":[47],"trade-offs":[48],"that":[49],"went":[50],"into":[51],"process.":[54]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}