{"id":"https://openalex.org/W1604221342","doi":"https://doi.org/10.1109/test.2004.1387336","title":"Tester architecture for the source synchronous bus","display_name":"Tester architecture for the source synchronous bus","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1604221342","doi":"https://doi.org/10.1109/test.2004.1387336","mag":"1604221342"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010393140","display_name":"A.T. Sivaram","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"A.T. Sivaram","raw_affiliation_strings":["Credence, Inc., San Jose, CA, USA","Credence Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Credence, Inc., San Jose, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Credence Inc., San Jose, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108854822","display_name":"M. Shimanouchi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Shimanouchi","raw_affiliation_strings":["Credence, Inc., San Jose, CA, USA","Credence Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Credence, Inc., San Jose, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Credence Inc., San Jose, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053976510","display_name":"H. Maassen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"H. Maassen","raw_affiliation_strings":["Credence, Inc., San Jose, CA, USA","Credence Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Credence, Inc., San Jose, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Credence Inc., San Jose, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113515201","display_name":"R. K. Jackson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Jackson","raw_affiliation_strings":["Credence, Inc., San Jose, CA, USA","Credence Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Credence, Inc., San Jose, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Credence Inc., San Jose, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010393140"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0312,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.77115221,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"738","last_page":"747"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.6540324687957764},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6395342350006104},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6268742084503174},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6245795488357544},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.6186099052429199},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5493029952049255},{"id":"https://openalex.org/keywords/back-side-bus","display_name":"Back-side bus","score":0.5083298087120056},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.49769285321235657},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.4844686985015869},{"id":"https://openalex.org/keywords/bus","display_name":"Bus","score":0.48210814595222473},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.4626418650150299},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.46125921607017517},{"id":"https://openalex.org/keywords/local-bus","display_name":"Local bus","score":0.45630189776420593},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.44506335258483887},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4424334764480591},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4037964344024658},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.38287487626075745},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2752153277397156},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2025311291217804},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12642565369606018},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10912159085273743}],"concepts":[{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.6540324687957764},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6395342350006104},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6268742084503174},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6245795488357544},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.6186099052429199},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5493029952049255},{"id":"https://openalex.org/C121013533","wikidata":"https://www.wikidata.org/wiki/Q742323","display_name":"Back-side bus","level":5,"score":0.5083298087120056},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.49769285321235657},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.4844686985015869},{"id":"https://openalex.org/C90690999","wikidata":"https://www.wikidata.org/wiki/Q178048","display_name":"Bus","level":5,"score":0.48210814595222473},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.4626418650150299},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.46125921607017517},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.45630189776420593},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.44506335258483887},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4424334764480591},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4037964344024658},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.38287487626075745},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2752153277397156},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2025311291217804},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12642565369606018},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10912159085273743},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2120178472"],"related_works":["https://openalex.org/W2133326759","https://openalex.org/W1564063853","https://openalex.org/W1525888526","https://openalex.org/W1985555435","https://openalex.org/W4247089581","https://openalex.org/W3006003651","https://openalex.org/W60672686","https://openalex.org/W2148462217","https://openalex.org/W2137807823","https://openalex.org/W2127892766"],"abstract_inverted_index":{"A":[0],"majority":[1],"of":[2,30,67,99,124,154],"digital":[3],"logic":[4],"devices":[5,48,125,155],"receives":[6],"stimulus":[7],"from":[8],"an":[9,112],"external":[10],"system":[11,25,116],"clock":[12,37,94],"and":[13,38,54,73,85,164],"sends":[14],"information":[15],"out":[16,136],"on":[17,171],"bus":[18,100,109],"pins":[19,101,110],"which":[20,126],"are":[21,49,55,134],"synchronized":[22],"to":[23,51,79,91,102,111,138,176],"the":[24,36,52,59,65,83,106,147,157,178,192],"clock.":[26],"During":[27],"functional":[28],"testing":[29,151],"such":[31],"devices,":[32],"ATE":[33,193],"architectures":[34],"supply":[35],"input":[39],"data":[40,69,81],"signals.":[41,143],"The":[42],"output":[43,132],"signals":[44,133],"generated":[45],"by":[46,58],"these":[47],"synchronous":[50,129],"tester":[53,174],"sampled":[56],"accurately":[57],"test":[60,160,179],"equipment's":[61],"strobe":[62,140],"circuits.":[63],"With":[64],"emergence":[66],"wide":[68],"busses":[70,130],"in":[71,121,191],"memories":[72],"high":[74,107],"speed":[75,108],"communication":[76],"protocols":[77],"implemented":[78,170],"transfer":[80],"between":[82],"CPU":[84],"peripherals,":[86],"it":[87],"has":[88,119],"become":[89],"necessary":[90],"forward":[92],"a":[93,97,122,166,172],"along":[95],"with":[96,150,156,187],"group":[98],"maintain":[103],"skew":[104],"across":[105],"acceptable":[113],"value":[114],"for":[115],"design.":[117],"This":[118,144,181],"resulted":[120],"class":[123,153],"have":[127],"source":[128],"where":[131],"sent":[135],"relative":[137],"their":[139],"(output":[141],"clock)":[142],"work":[145,182],"describes":[146],"challenges":[148],"associated":[149],"this":[152,185],"classical":[158],"automatic":[159],"equipment":[161],"(ATE)":[162],"architecture":[163,175],"presents":[165],"unique":[167],"hardware":[168],"solution":[169],"contemporary":[173],"meet":[177],"challenge.":[180],"also":[183],"compares":[184],"implementation":[186],"other":[188],"solutions":[189],"available":[190],"domain.":[194]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}