{"id":"https://openalex.org/W2161140966","doi":"https://doi.org/10.1109/test.2004.1387000","title":"Localizing open interconnect defects using targeted routing in FPGA's","display_name":"Localizing open interconnect defects using targeted routing in FPGA's","publication_year":2005,"publication_date":"2005-03-07","ids":{"openalex":"https://openalex.org/W2161140966","doi":"https://doi.org/10.1109/test.2004.1387000","mag":"2161140966"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1387000","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079484582","display_name":"D. A. Mark","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"D. Mark","raw_affiliation_strings":["San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"San Jose, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112596666","display_name":"Jenny Fan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Fan","raw_affiliation_strings":["San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"San Jose, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5079484582"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5156,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.70206207,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"627","last_page":"634"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8761094808578491},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7538168430328369},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6482375860214233},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.6336482763290405},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.5696476101875305},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5580722689628601},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5336682796478271},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3791644275188446},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.34889882802963257},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3451300859451294},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22579818964004517},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.16383180022239685},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08365514874458313}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8761094808578491},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7538168430328369},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6482375860214233},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.6336482763290405},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.5696476101875305},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5580722689628601},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5336682796478271},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3791644275188446},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.34889882802963257},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3451300859451294},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22579818964004517},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.16383180022239685},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08365514874458313}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1387000","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1387000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1544219215","https://openalex.org/W1916533169","https://openalex.org/W1938048988","https://openalex.org/W2127382553","https://openalex.org/W2136537234","https://openalex.org/W2144255769","https://openalex.org/W2155368749","https://openalex.org/W6632628973","https://openalex.org/W6640541650","https://openalex.org/W6680906758"],"related_works":["https://openalex.org/W4388870064","https://openalex.org/W2210139803","https://openalex.org/W4235186151","https://openalex.org/W2054685365","https://openalex.org/W2056057048","https://openalex.org/W2667588871","https://openalex.org/W2272354214","https://openalex.org/W2084768720","https://openalex.org/W3146360095","https://openalex.org/W2184011203"],"abstract_inverted_index":{"A":[0],"break":[1],"though":[2],"test":[3],"strategy":[4,82],"for":[5,51],"detecting":[6,88],"and":[7],"localizing":[8],"open":[9],"metal":[10,29,34,54,89],"interconnects":[11],"faults":[12],"is":[13],"described":[14],"in":[15,78],"this":[16,64,79],"paper.":[17,80],"It":[18],"utilizes":[19],"the":[20,44,69],"reprogrammable":[21],"nature":[22],"of":[23],"FPGA":[24,39,45],"'s":[25],"to":[26,87],"quickly":[27],"isolate":[28],"defects":[30,48],"on":[31],"different":[32],"individual":[33],"interconnect":[35],"layers":[36],"with":[37],"existing":[38],"resources.":[40],"By":[41],"only":[42],"programming":[43],"once,":[46],"multiple":[47],"are":[49,76],"isolated":[50],"each":[52],"physical":[53,70],"layer.":[55],"Experimental":[56],"results":[57,75],"from":[58],"a":[59],"low":[60],"yield":[61],"wafer":[62],"verified":[63],"methodology":[65],"by":[66],"successfully":[67],"identifying":[68],"defect":[71],"locations.":[72],"The":[73],"experimental":[74],"presented":[77],"This":[81],"can":[83],"also":[84],"be":[85],"applied":[86],"bridging":[90],"defects.":[91]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}