{"id":"https://openalex.org/W2115194780","doi":"https://doi.org/10.1109/test.2004.1386999","title":"On random pattern generation with the selfish gene algorithm for testing digital sequential circuits","display_name":"On random pattern generation with the selfish gene algorithm for testing digital sequential circuits","publication_year":2005,"publication_date":"2005-03-07","ids":{"openalex":"https://openalex.org/W2115194780","doi":"https://doi.org/10.1109/test.2004.1386999","mag":"2115194780"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1386999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100371684","display_name":"Junwu Zhang","orcid":"https://orcid.org/0000-0002-6310-8807"},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Junwu Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Rutgers University, Piscataway, NJ, USA","[Dept. of Electr. & Comput. Eng., Rutgers Univ., Piscataway, NJ, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Rutgers University, Piscataway, NJ, USA","institution_ids":["https://openalex.org/I102322142"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Rutgers Univ., Piscataway, NJ, USA]","institution_ids":["https://openalex.org/I102322142"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020404037","display_name":"M.L. Bushnell","orcid":null},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.L. Bushnell","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Rutgers University, Piscataway, NJ, USA","[Dept. of Electr. & Comput. Eng., Rutgers Univ., Piscataway, NJ, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Rutgers University, Piscataway, NJ, USA","institution_ids":["https://openalex.org/I102322142"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Rutgers Univ., Piscataway, NJ, USA]","institution_ids":["https://openalex.org/I102322142"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084081268","display_name":"Vishwani D. Agrawal","orcid":"https://orcid.org/0000-0002-7121-5979"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V.D. Agrawal","raw_affiliation_strings":["Department of ECE, Aubum University, Auburn, AL, USA","Auburn University, AL"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Auburn University, AL","institution_ids":["https://openalex.org/I82497590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100371684"],"corresponding_institution_ids":["https://openalex.org/I102322142"],"apc_list":null,"apc_paid":null,"fwci":3.3515,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.92272534,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"617","last_page":"626"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9861999750137329,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.715814471244812},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5734976530075073},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5312974452972412},{"id":"https://openalex.org/keywords/hadamard-transform","display_name":"Hadamard transform","score":0.5255640745162964},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5154517292976379},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4430209994316101},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.43169882893562317},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3616317808628082},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.30983927845954895},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.25875598192214966},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12609058618545532},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12258803844451904}],"concepts":[{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.715814471244812},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5734976530075073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5312974452972412},{"id":"https://openalex.org/C60292330","wikidata":"https://www.wikidata.org/wiki/Q1014065","display_name":"Hadamard transform","level":2,"score":0.5255640745162964},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5154517292976379},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4430209994316101},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.43169882893562317},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3616317808628082},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30983927845954895},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25875598192214966},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12609058618545532},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12258803844451904},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1386999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1529995310","https://openalex.org/W1559558380","https://openalex.org/W1899456488","https://openalex.org/W1972289445","https://openalex.org/W2006457427","https://openalex.org/W2029748633","https://openalex.org/W2096066993","https://openalex.org/W2096095646","https://openalex.org/W2096709995","https://openalex.org/W2128144345","https://openalex.org/W2132684947","https://openalex.org/W2133637456","https://openalex.org/W2135931142","https://openalex.org/W2141396628","https://openalex.org/W2142268541","https://openalex.org/W2143744297","https://openalex.org/W2158485265","https://openalex.org/W2160162958","https://openalex.org/W2161696808","https://openalex.org/W2161913439","https://openalex.org/W2167747841","https://openalex.org/W2537095701","https://openalex.org/W3149357776","https://openalex.org/W4230576944","https://openalex.org/W4230587734","https://openalex.org/W4233760791","https://openalex.org/W4240466429","https://openalex.org/W4245485844","https://openalex.org/W4247997646","https://openalex.org/W6657837463","https://openalex.org/W6674456984","https://openalex.org/W6680076993","https://openalex.org/W6681350258","https://openalex.org/W6684563726"],"related_works":["https://openalex.org/W2386022279","https://openalex.org/W2243536805","https://openalex.org/W142017057","https://openalex.org/W1702800398","https://openalex.org/W1551512938","https://openalex.org/W2059930861","https://openalex.org/W2141681810","https://openalex.org/W2106889348","https://openalex.org/W2159970201","https://openalex.org/W133278392"],"abstract_inverted_index":{"A":[0],"selfish":[1],"gene":[2],"(SG)":[3],"algorithm":[4,9,120,143],"differs":[5],"from":[6,76],"the":[7,29,47,118,127],"genetic":[8],"(GA)":[10],"because":[11],"it":[12,151],"evolves":[13],"genes":[14],"(characteristics)":[15],"that":[16],"provide":[17],"higher":[18,25,92],"fitness":[19],"rather":[20],"than":[21],"evolving":[22],"individuals":[23],"with":[24,91,123],"fitness.":[26],"We":[27],"enhance":[28],"spectral":[30,49,129],"method":[31,130],"of":[32,44,114],"sequential":[33],"circuit":[34],"test":[35,78],"generation":[36],"by":[37,100],"using":[38],"a":[39],"SG":[40,119,142],"algorithm.":[41],"The":[42,141],"objects":[43],"evolution":[45],"are":[46,68,80],"Hadamard":[48],"matrix,":[50],"non-linear":[51],"digital":[52],"signal":[53],"processing":[54],"(DSP)":[55],"filtering":[56],"cutoff":[57],"values,":[58],"vector":[59,85,137],"holding":[60,101,122],"time,":[61],"and":[62,105,121],"relative":[63],"input":[64],"phase":[65],"shifts,":[66],"which":[67],"all":[69],"modeled":[70],"as":[71],"genes.":[72],"These":[73],"characteristics,":[74],"extracted":[75],"compacted":[77,90],"vectors,":[79],"used":[81],"to":[82,87,147],"create":[83],"new":[84,96],"sequences":[86],"be":[88],"further":[89],"fault":[93,133],"coverage.":[94],"Alternatively,":[95],"vectors":[97,104],"were":[98],"generated":[99],"randomly":[102,107],"selected":[103],"then":[106],"perturbing":[108],"some":[109],"bits":[110],"in":[111,131],"8-bit":[112],"chunks":[113],"bit":[115],"streams.":[116],"Both":[117],"bit-perturbation":[124,149],"can":[125],"outperform":[126],"previously-published":[128],"either":[132],"coverage,":[134],"or":[135,139],"shorter":[136],"length,":[138],"both.":[140],"is":[144],"often":[145],"superior":[146],"random":[148],"but":[150],"requires":[152],"more":[153],"CPU":[154],"time.":[155]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}