{"id":"https://openalex.org/W1522835687","doi":"https://doi.org/10.1109/test.2004.1386993","title":"Integrating boundary scan into multi-GHz I/O circuitry","display_name":"Integrating boundary scan into multi-GHz I/O circuitry","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1522835687","doi":"https://doi.org/10.1109/test.2004.1386993","mag":"1522835687"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1386993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083100857","display_name":"Jeff Rearick","orcid":null},"institutions":[{"id":"https://openalex.org/I138285227","display_name":"Agilent Technologies (United States)","ror":"https://ror.org/02tryst02","country_code":"US","type":"company","lineage":["https://openalex.org/I138285227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. Rearick","raw_affiliation_strings":["ASIC Product Division, Agilent Technologies, Inc., Fort Collins, CO, USA","ASIC Product Div., Agilent Technol., Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"ASIC Product Division, Agilent Technologies, Inc., Fort Collins, CO, USA","institution_ids":["https://openalex.org/I138285227"]},{"raw_affiliation_string":"ASIC Product Div., Agilent Technol., Fort Collins, CO, USA","institution_ids":["https://openalex.org/I138285227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071285006","display_name":"Stephen Patterson","orcid":"https://orcid.org/0000-0002-6312-7194"},"institutions":[{"id":"https://openalex.org/I138285227","display_name":"Agilent Technologies (United States)","ror":"https://ror.org/02tryst02","country_code":"US","type":"company","lineage":["https://openalex.org/I138285227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Patterson","raw_affiliation_strings":["ASIC Product Division, Agilent Technologies, Inc., Fort Collins, CO, USA","ASIC Product Div., Agilent Technol., Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"ASIC Product Division, Agilent Technologies, Inc., Fort Collins, CO, USA","institution_ids":["https://openalex.org/I138285227"]},{"raw_affiliation_string":"ASIC Product Div., Agilent Technol., Fort Collins, CO, USA","institution_ids":["https://openalex.org/I138285227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085942954","display_name":"K. Dorner","orcid":null},"institutions":[{"id":"https://openalex.org/I138285227","display_name":"Agilent Technologies (United States)","ror":"https://ror.org/02tryst02","country_code":"US","type":"company","lineage":["https://openalex.org/I138285227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Dorner","raw_affiliation_strings":["ASIC Product Division, Agilent Technologies, Inc., Fort Collins, CO, USA","ASIC Product Div., Agilent Technol., Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"ASIC Product Division, Agilent Technologies, Inc., Fort Collins, CO, USA","institution_ids":["https://openalex.org/I138285227"]},{"raw_affiliation_string":"ASIC Product Div., Agilent Technol., Fort Collins, CO, USA","institution_ids":["https://openalex.org/I138285227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5083100857"],"corresponding_institution_ids":["https://openalex.org/I138285227"],"apc_list":null,"apc_paid":null,"fwci":1.0312,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.76923895,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"560","last_page":"566"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.9125516414642334},{"id":"https://openalex.org/keywords/boundary","display_name":"Boundary (topology)","score":0.7046476602554321},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6327089071273804},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5997072458267212},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5497147440910339},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4952491819858551},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.401262491941452},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3749500513076782},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3494371473789215},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3178781270980835},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28631362318992615},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09889000654220581},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07348331809043884}],"concepts":[{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.9125516414642334},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.7046476602554321},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6327089071273804},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5997072458267212},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5497147440910339},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4952491819858551},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.401262491941452},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3749500513076782},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3494371473789215},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3178781270980835},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28631362318992615},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09889000654220581},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07348331809043884},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1386993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2028504835","https://openalex.org/W2166669936","https://openalex.org/W4231486519","https://openalex.org/W4231732519"],"related_works":["https://openalex.org/W2083969764","https://openalex.org/W2379280877","https://openalex.org/W2001654810","https://openalex.org/W1497704817","https://openalex.org/W2036853370","https://openalex.org/W3215142653","https://openalex.org/W1487051936","https://openalex.org/W194748710","https://openalex.org/W2162740853","https://openalex.org/W2007254762"],"abstract_inverted_index":{"A":[0],"minimally":[1],"invasive":[2],"solution":[3],"for":[4],"adding":[5],"boundary":[6,17,33],"scan":[7,18,34],"to":[8],"high-speed":[9,52],"I/O":[10],"circuits":[11],"is":[12,24,40],"described.":[13],"The":[14],"insertion":[15],"of":[16],"registers":[19,35],"on":[20,36,72],"the":[21,27,32,37,43,51,79],"transmit":[22],"side":[23,39],"done":[25,41],"in":[26,46,50],"lower-speed":[28],"parallel":[29],"domain,":[30],"while":[31,75],"receive":[38],"using":[42],"techniques":[44],"described":[45],"IEEE":[47],"standard":[48],"1149.6":[49,83],"serial":[53],"domain.":[54],"Special":[55],"clocking":[56],"requirements":[57],"are":[58,66],"described,":[59],"and":[60,82],"results":[61],"from":[62],"actual":[63],"silicon":[64],"testing":[65],"presented":[67],"that":[68],"demonstrate":[69],"negligible":[70],"impact":[71],"functional":[73],"performance":[74],"maintaining":[76],"compliance":[77],"with":[78],"both":[80],"1149.1":[81],"standards.":[84]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}