{"id":"https://openalex.org/W1540825925","doi":"https://doi.org/10.1109/test.2004.1386991","title":"IEEE standard 1149.6 implementation for a XAUI-to-serial 10-Gbps transceiver","display_name":"IEEE standard 1149.6 implementation for a XAUI-to-serial 10-Gbps transceiver","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1540825925","doi":"https://doi.org/10.1109/test.2004.1386991","mag":"1540825925"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1386991","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386991","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108032909","display_name":"S.A. Shaikh","orcid":"https://orcid.org/0009-0003-6233-6378"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S.A. Shaikh","raw_affiliation_strings":["Intel Corporation, San Diego, CA, USA","[Intel Corp., San Diego, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, San Diego, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"[Intel Corp., San Diego, CA, USA]","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5108032909"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.7734,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72491497,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"543","last_page":"550"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.8461136817932129},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.7456161975860596},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5258691310882568},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5206853151321411},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4565931558609009},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4426548480987549},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42282533645629883},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41144663095474243},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4052262306213379},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35488075017929077},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23037028312683105},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.18353331089019775}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.8461136817932129},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.7456161975860596},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5258691310882568},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5206853151321411},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4565931558609009},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4426548480987549},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42282533645629883},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41144663095474243},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4052262306213379},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35488075017929077},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23037028312683105},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.18353331089019775}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1386991","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386991","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1542821851","https://openalex.org/W1552866142","https://openalex.org/W1604279453","https://openalex.org/W1885016154","https://openalex.org/W2028504835","https://openalex.org/W2166669936","https://openalex.org/W4232841900","https://openalex.org/W4237752649","https://openalex.org/W4248451031"],"related_works":["https://openalex.org/W2379280877","https://openalex.org/W2001654810","https://openalex.org/W2783437851","https://openalex.org/W28020388","https://openalex.org/W2362703387","https://openalex.org/W1999657508","https://openalex.org/W2399091034","https://openalex.org/W2901056403","https://openalex.org/W2122971129","https://openalex.org/W2339116012"],"abstract_inverted_index":{"The":[0],"design,":[1],"implementation":[2],"and":[3,17,40,79,84],"verification":[4],"of":[5,48,57],"IEEE":[6,58,92],"standard1149.6":[7,59],"IP":[8,95],"for":[9,91,99],"a":[10,45],"transceiver":[11],"manufactured":[12],"with":[13],"90":[14],"nm":[15],"technology":[16],"using":[18],"current":[19],"mode":[20],"logic":[21],"(CML)":[22],"are":[23],"challenging":[24],"because":[25],"(i)":[26],"CML":[27,33,42],"has":[28,34],"high":[29],"operating":[30,37],"frequency,":[31],"(ii)":[32],"very":[35],"low":[36],"voltage":[38],"range,":[39],"(iii)":[41],"is":[43],"inherently":[44],"differential":[46],"type":[47],"circuitry.":[49],"This":[50],"work":[51],"describes":[52],"how":[53],"major":[54],"building":[55],"blocks":[56],"IP-such":[60],"as":[61],"input":[62],"test":[63,75],"receiver,":[64],"boundary":[65,71],"scan":[66,72],"register":[67],"containing":[68],"new":[69],"AC":[70],"cells,":[73],"output":[74],"signal":[76],"generation":[77,96],"circuitry,":[78],"modified":[80],"TAP":[81],"controller-were":[82],"implemented":[83],"verified.":[85],"Third-party":[86],"CAD":[87],"tools":[88],"typically":[89],"used":[90,98],"standard":[93],"1149.1":[94],"were":[97],"this":[100],"implementation.":[101]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}