{"id":"https://openalex.org/W2111263361","doi":"https://doi.org/10.1109/test.2004.1386990","title":"Low overhead delay testing of ASICs","display_name":"Low overhead delay testing of ASICs","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2111263361","doi":"https://doi.org/10.1109/test.2004.1386990","mag":"2111263361"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1386990","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386990","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029649291","display_name":"P.S. Gillis","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. Gillis","raw_affiliation_strings":["IBM, Corporation, Essex Junction, VT, USA","IBM Corporation, Essex Junction, VT, USA"],"affiliations":[{"raw_affiliation_string":"IBM, Corporation, Essex Junction, VT, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Corporation, Essex Junction, VT, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085612814","display_name":"K. McCauley","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. McCauley","raw_affiliation_strings":["Cadence Design Systems, Inc., Endicott, NY, USA","Cadence Design Systems Endicott, NY#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., Endicott, NY, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems Endicott, NY#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011264831","display_name":"Frank Woytowich","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Woytowich","raw_affiliation_strings":["IBM, Corporation, Essex Junction, VT, USA","IBM Corporation Essex Junction, VT"],"affiliations":[{"raw_affiliation_string":"IBM, Corporation, Essex Junction, VT, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Corporation Essex Junction, VT","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025221020","display_name":"A Ferko","orcid":"https://orcid.org/0000-0003-3031-1400"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Ferko","raw_affiliation_strings":["IBM, Corporation, Essex Junction, VT, USA","IBM Corporation Essex Junction, VT"],"affiliations":[{"raw_affiliation_string":"IBM, Corporation, Essex Junction, VT, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Corporation Essex Junction, VT","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5029649291"],"corresponding_institution_ids":["https://openalex.org/I1341412227"],"apc_list":null,"apc_paid":null,"fwci":4.4859,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.94552008,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":null,"first_page":"534","last_page":"542"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7482608556747437},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7436824440956116},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6133580207824707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6034857630729675},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5922963619232178},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5693932175636292},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.559698760509491},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.5355024337768555},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.525933563709259},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.511849582195282},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.4383782744407654},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.43184274435043335},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.32865968346595764},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29759493470191956},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08302360773086548}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7482608556747437},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7436824440956116},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6133580207824707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6034857630729675},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5922963619232178},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5693932175636292},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.559698760509491},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.5355024337768555},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.525933563709259},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.511849582195282},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.4383782744407654},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.43184274435043335},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.32865968346595764},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29759493470191956},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08302360773086548},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2004.1386990","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386990","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.97.2005","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.97.2005","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.itcprogramdev.org/itc2004proc/Papers/PDFs/0018_3.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1581327216","https://openalex.org/W1666259012","https://openalex.org/W1930127001","https://openalex.org/W1961788500","https://openalex.org/W1991035950","https://openalex.org/W2004437077","https://openalex.org/W2052632733","https://openalex.org/W2056462674","https://openalex.org/W2061946964","https://openalex.org/W2097242382","https://openalex.org/W2099724478","https://openalex.org/W2114583855","https://openalex.org/W2123124971","https://openalex.org/W2129212061","https://openalex.org/W2133812334","https://openalex.org/W2161127763","https://openalex.org/W2167138208","https://openalex.org/W4238785513","https://openalex.org/W4244426497","https://openalex.org/W6651354974"],"related_works":["https://openalex.org/W1552946684","https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2164493372","https://openalex.org/W2114980936","https://openalex.org/W4249526199","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2142405811"],"abstract_inverted_index":{"Delay":[0],"testing":[1],"has":[2],"become":[3],"increasingly":[4],"essential":[5],"as":[6,76,78],"chip":[7],"geometries":[8],"shrink.":[9],"Low":[10],"overhead":[11],"or":[12],"cost":[13],"effective":[14,28,132],"delay":[15,143],"test":[16,41,60,114],"methodology":[17],"is":[18,126],"successful":[19,47],"when":[20],"it":[21],"results":[22],"in":[23,49,56,119],"a":[24,57,72,86,96],"minimal":[25],"number":[26,98],"of":[27,75,90,99,147],"tests":[29,138],"and":[30,40,67,128,133,154],"eases":[31],"the":[32,81,108],"demands":[33],"on":[34],"an":[35,93],"already":[36],"burdened":[37],"IC":[38,117],"design":[39,118,122],"staff.":[42],"This":[43],"work":[44],"describes":[45],"one":[46],"method":[48],"use":[50],"by":[51],"IBM":[52],"ASICs":[53],"that":[54,125],"resulted":[55],"slight":[58],"total":[59],"pattern":[61,73],"increase,":[62],"generally":[63],"ranging":[64],"between":[65],"10":[66],"90%.":[68],"Example":[69],"ICs":[70,100],"showed":[71],"increase":[74],"little":[77],"14%":[79],"from":[80],"stuck-at":[82],"fault":[83,88],"baseline":[84],"with":[85],"transition":[87],"coverage":[89],"89%.":[91],"In":[92],"ASIC":[94],"business,":[95],"large":[97],"are":[101,149],"processed,":[102],"which":[103],"does":[104],"not":[105,155],"allow":[106],"for":[107],"personnel":[109],"to":[110,113],"understand":[111],"how":[112],"each":[115],"individual":[116],"detail.":[120],"Instead,":[121],"automation":[123],"software":[124],"timing":[127,142],"testability":[129],"aware":[130],"ensures":[131],"efficient":[134],"tests.":[135],"The":[136],"resultant":[137],"detect":[139],"random":[140],"spot":[141],"defects.":[144],"These":[145],"types":[146],"defects":[148],"time":[150],"zero":[151],"related":[152],"failures":[153],"reliability":[156],"wearout":[157],"mechanisms.":[158]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}