{"id":"https://openalex.org/W2172024812","doi":"https://doi.org/10.1109/test.2004.1386984","title":"Routability and fault tolerance of FPGA interconnect architectures","display_name":"Routability and fault tolerance of FPGA interconnect architectures","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2172024812","doi":"https://doi.org/10.1109/test.2004.1386984","mag":"2172024812"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1386984","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386984","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101684855","display_name":"Jing Huang","orcid":"https://orcid.org/0000-0002-5990-8027"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jing Huang","raw_affiliation_strings":["Dept of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Dept of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.B. Tahoori","raw_affiliation_strings":["Dept of Electrical and Computer Engineering, Northeastern University, Boston, MA"],"affiliations":[{"raw_affiliation_string":"Dept of Electrical and Computer Engineering, Northeastern University, Boston, MA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001979328","display_name":"Fabrizio Lombardi","orcid":"https://orcid.org/0000-0003-3152-3245"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Lombardi","raw_affiliation_strings":["Dept of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Dept of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101684855"],"corresponding_institution_ids":["https://openalex.org/I12912129"],"apc_list":null,"apc_paid":null,"fwci":0.7916,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.76519053,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"479","last_page":"488"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8203617930412292},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.774895966053009},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7688727378845215},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6045151948928833},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5314898490905762},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.520594596862793},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.46171000599861145},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.4518822431564331},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4493709206581116},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3760756254196167},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32846778631210327},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2807197868824005},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2273225486278534},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1522229015827179},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.13204199075698853}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8203617930412292},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.774895966053009},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7688727378845215},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6045151948928833},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5314898490905762},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.520594596862793},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.46171000599861145},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.4518822431564331},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4493709206581116},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3760756254196167},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32846778631210327},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2807197868824005},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2273225486278534},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1522229015827179},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.13204199075698853},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/test.2004.1386984","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386984","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.115.9305","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.115.9305","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.itcprogramdev.org/itc2004proc/papers/pdfs/0016_3.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.588.5977","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.588.5977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.neu.edu/groups/trg/index_files/papers/fpga/ITC04_final.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1524961204","https://openalex.org/W1914809015","https://openalex.org/W1966573088","https://openalex.org/W1967963284","https://openalex.org/W2007940874","https://openalex.org/W2084641700","https://openalex.org/W2099329957","https://openalex.org/W2110864115","https://openalex.org/W2119588320","https://openalex.org/W2125719425","https://openalex.org/W2127382553","https://openalex.org/W2136841933","https://openalex.org/W2153887537","https://openalex.org/W2162529266","https://openalex.org/W2163865290","https://openalex.org/W2165446236","https://openalex.org/W2166535221","https://openalex.org/W2752885492","https://openalex.org/W3145128584","https://openalex.org/W4240484895","https://openalex.org/W4246219036","https://openalex.org/W4251533442","https://openalex.org/W6684152871","https://openalex.org/W6684360715","https://openalex.org/W7029321148"],"related_works":["https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W2158511068","https://openalex.org/W2167484077","https://openalex.org/W2108092114","https://openalex.org/W2013797485","https://openalex.org/W4247948903","https://openalex.org/W2155675690","https://openalex.org/W3146494560","https://openalex.org/W2111071331"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3],"new":[4,51],"approach":[5],"for":[6,23,64],"the":[7,14,34,47,66],"evaluation":[8],"of":[9,16,36,62,69],"FPGA":[10],"routing":[11,32,53],"resources":[12,39,68],"in":[13,33],"presence":[15,35],"interconnect":[17,21,38,67],"faults.":[18],"All":[19],"possible":[20],"faults":[22],"programmable":[24],"switches":[25],"and":[26,46,58],"wiring":[27],"channels":[28],"are":[29,56],"considered.":[30],"Signal":[31],"faulty":[37],"is":[40],"analyzed":[41],"at":[42],"both":[43],"switch":[44],"block":[45],"entire":[48],"FPGA.":[49],"Two":[50],"probabilistic":[52],"(routability)":[54],"metrics":[55],"proposed":[57],"used":[59],"as":[60,73,75],"figures":[61],"merit":[63],"evaluating":[65],"commercially":[70],"available":[71],"FPGAs":[72],"well":[74],"academic":[76],"architectures.":[77]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}