{"id":"https://openalex.org/W4239921811","doi":"https://doi.org/10.1109/test.2004.1386980","title":"X-masking during logic BIST and its impact on defect coverage","display_name":"X-masking during logic BIST and its impact on defect coverage","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W4239921811","doi":"https://doi.org/10.1109/test.2004.1386980"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1386980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005680769","display_name":"Yuyi Tang","orcid":"https://orcid.org/0000-0003-2478-5431"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Yuyi Tang","raw_affiliation_strings":["Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002774891","display_name":"H.-J. Wunderlich","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H.-J. Wunderlich","raw_affiliation_strings":["Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062126489","display_name":"Harald Vranken","orcid":"https://orcid.org/0000-0003-4541-6475"},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"H. Vranken","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009945201","display_name":"F. Hapke","orcid":null},"institutions":[{"id":"https://openalex.org/I4210162505","display_name":"Philips (Germany)","ror":"https://ror.org/05san5604","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122849","https://openalex.org/I4210162505"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"F. Hapke","raw_affiliation_strings":["Philips Semiconductors GmbH, Design Technology Center, Hamburg, Germany"],"affiliations":[{"raw_affiliation_string":"Philips Semiconductors GmbH, Design Technology Center, Hamburg, Germany","institution_ids":["https://openalex.org/I4210162505"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082355523","display_name":"M. Wittke","orcid":null},"institutions":[{"id":"https://openalex.org/I4210162505","display_name":"Philips (Germany)","ror":"https://ror.org/05san5604","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122849","https://openalex.org/I4210162505"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Wittke","raw_affiliation_strings":["Philips Semiconductors GmbH, Design Technology Center, Hamburg, Germany"],"affiliations":[{"raw_affiliation_string":"Philips Semiconductors GmbH, Design Technology Center, Hamburg, Germany","institution_ids":["https://openalex.org/I4210162505"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003879734","display_name":"P. Engelke","orcid":null},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"P. Engelke","raw_affiliation_strings":["Institute for Computer Science, Albert-Ludwigs-University, Freiburg I. Br, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, Albert-Ludwigs-University, Freiburg I. Br, Germany","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022152331","display_name":"I. Polian","orcid":null},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"I. Polian","raw_affiliation_strings":["Institute for Computer Science, Albert-Ludwigs-University, Freiburg I. Br, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, Albert-Ludwigs-University, Freiburg I. Br, Germany","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085703328","display_name":"B. Becker","orcid":null},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"B. Becker","raw_affiliation_strings":["Institute for Computer Science, Albert-Ludwigs-University, Freiburg I. Br, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, Albert-Ludwigs-University, Freiburg I. Br, Germany","institution_ids":["https://openalex.org/I161046081"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5005680769"],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":null,"fwci":4.1249,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.94249575,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"442","last_page":"451"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.8648339509963989},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.6634585857391357},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.6348226070404053},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5726114511489868},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.522614061832428},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.49799275398254395},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41393816471099854},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2114585041999817},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13327622413635254}],"concepts":[{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.8648339509963989},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.6634585857391357},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.6348226070404053},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5726114511489868},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.522614061832428},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.49799275398254395},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41393816471099854},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2114585041999817},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13327622413635254},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2004.1386980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386980","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},{"id":"pmh:oai:informatik.uni-stuttgart.de:INPROC-2004-79","is_oa":false,"landing_page_url":"http://www2.informatik.uni-stuttgart.de/cgi-bin/NCSTRL/NCSTRL_view.pl?id=INPROC-2004-79&engl=1","pdf_url":null,"source":{"id":"https://openalex.org/S4306401306","display_name":"Fachbereich Informatik (University of Stuttgart)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100066346","host_organization_name":"University of Stuttgart","host_organization_lineage":["https://openalex.org/I100066346"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"\\n            In: International Test Conference (ed.): Proceedings of the 35th\\n            IEEE International Test Conference (ITC'04), Charlotte, NC,\\n            USA; October 25-28; 2004, pp. 442-451\\n          ","raw_type":"Text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1562699972","https://openalex.org/W1600468096","https://openalex.org/W1601643892","https://openalex.org/W1638854017","https://openalex.org/W1853233938","https://openalex.org/W1976062726","https://openalex.org/W2036887642","https://openalex.org/W2098335643","https://openalex.org/W2106935654","https://openalex.org/W2121440068","https://openalex.org/W2124629389","https://openalex.org/W2129713538","https://openalex.org/W2135733524","https://openalex.org/W2139009001","https://openalex.org/W2145395384","https://openalex.org/W2152406824","https://openalex.org/W2168971185","https://openalex.org/W2169280266","https://openalex.org/W2171908682","https://openalex.org/W4256404229","https://openalex.org/W6633607465","https://openalex.org/W6635931655","https://openalex.org/W6636825777"],"related_works":["https://openalex.org/W3097847178","https://openalex.org/W609904040","https://openalex.org/W3125204845","https://openalex.org/W2021581299","https://openalex.org/W3081694532","https://openalex.org/W2483563543","https://openalex.org/W2250707195","https://openalex.org/W1969211203","https://openalex.org/W2963970486","https://openalex.org/W1517958729"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,6,46,67],"technique":[3],"for":[4,9,70,79,84],"making":[5],"circuit":[7],"ready":[8],"logic":[10],"BIST":[11],"by":[12],"masking":[13,56],"unknown":[14],"values":[15,87],"at":[16],"its":[17],"outputs.":[18],"In":[19],"order":[20],"to":[21,37],"keep":[22],"the":[23,53,58,76],"silicon":[24],"area":[25],"cost":[26],"low,":[27],"some":[28],"known":[29],"bits":[30,41],"in":[31],"output":[32],"responses":[33],"are":[34,42],"also":[35],"allowed":[36],"be":[38],"masked.":[39],"These":[40],"selected":[43],"based":[44,49,65],"on":[45,57,66],"stuck-at":[47],"n-detection":[48],"metric,":[50],"such":[51],"that":[52,75],"impact":[54],"of":[55,88],"defect":[59],"coverage":[60,77],"is":[61,82],"minimal.":[62],"An":[63],"analysis":[64],"probabilistic":[68],"model":[69],"resistive":[71],"short":[72],"defects":[73,81],"indicates":[74],"loss":[78],"unmodeled":[80],"negligible":[83],"relatively":[85],"low":[86],"n.":[89]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}