{"id":"https://openalex.org/W1579849231","doi":"https://doi.org/10.1109/test.2004.1386970","title":"A holistic parallel and hierarchical approach towards design-for-test","display_name":"A holistic parallel and hierarchical approach towards design-for-test","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1579849231","doi":"https://doi.org/10.1109/test.2004.1386970","mag":"1579849231"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1386970","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386970","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036733255","display_name":"C.P. Ravikumar","orcid":"https://orcid.org/0000-0003-0809-5545"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN","US"],"is_corresponding":true,"raw_author_name":"C.P. Ravikumar","raw_affiliation_strings":["Texas Instruments (India) Private Limited, Bangalore, India","Texas Instrum., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments (India) Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"Texas Instrum., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060897846","display_name":"G. Hetherington","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Hetherington","raw_affiliation_strings":["Texas Instrument Limited, Northampton, USA","Texas Instrument Ltd, United Kingdom#TAB#"],"affiliations":[{"raw_affiliation_string":"Texas Instrument Limited, Northampton, USA","institution_ids":[]},{"raw_affiliation_string":"Texas Instrument Ltd, United Kingdom#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5036733255"],"corresponding_institution_ids":["https://openalex.org/I4210109535","https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.7916,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.73347065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"345","last_page":"354"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8135249018669128},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.732422947883606},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.656505823135376},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6097656488418579},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5833936333656311},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5630922317504883},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.5285068154335022},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5063315629959106},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49784231185913086},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.47919997572898865},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.44194960594177246},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4382477104663849},{"id":"https://openalex.org/keywords/test-suite","display_name":"Test suite","score":0.4231465458869934},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38788050413131714},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3300006091594696},{"id":"https://openalex.org/keywords/test-case","display_name":"Test case","score":0.2453753650188446},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14042586088180542},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.11618790030479431},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.11256957054138184},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08680254220962524}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8135249018669128},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.732422947883606},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.656505823135376},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6097656488418579},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5833936333656311},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5630922317504883},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.5285068154335022},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5063315629959106},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49784231185913086},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.47919997572898865},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.44194960594177246},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4382477104663849},{"id":"https://openalex.org/C151552104","wikidata":"https://www.wikidata.org/wiki/Q7705809","display_name":"Test suite","level":4,"score":0.4231465458869934},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38788050413131714},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3300006091594696},{"id":"https://openalex.org/C128942645","wikidata":"https://www.wikidata.org/wiki/Q1568346","display_name":"Test case","level":3,"score":0.2453753650188446},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14042586088180542},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.11618790030479431},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.11256957054138184},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08680254220962524},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C152877465","wikidata":"https://www.wikidata.org/wiki/Q208042","display_name":"Regression analysis","level":2,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2004.1386970","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386970","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.117.1811","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.117.1811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.itcprogramdev.org/itc2004proc/papers/pdfs/0012_3.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1482126498","https://openalex.org/W1502837022","https://openalex.org/W1569833830","https://openalex.org/W1905213452","https://openalex.org/W1922915833","https://openalex.org/W1946260324","https://openalex.org/W2096370747","https://openalex.org/W2111670167","https://openalex.org/W2113408037","https://openalex.org/W2115731142","https://openalex.org/W2164163660","https://openalex.org/W4243792991","https://openalex.org/W4247176413","https://openalex.org/W6640503130","https://openalex.org/W7111183471"],"related_works":["https://openalex.org/W2118952760","https://openalex.org/W2075356617","https://openalex.org/W2274367941","https://openalex.org/W2390529848","https://openalex.org/W2763030692","https://openalex.org/W2092894550","https://openalex.org/W2073042086","https://openalex.org/W1974621628","https://openalex.org/W3088373974","https://openalex.org/W2789575913"],"abstract_inverted_index":{"While":[0],"design-for-test":[1,46],"methods":[2],"such":[3],"as":[4],"scan,":[5],"ATPG,":[6],"and":[7,37,52],"memory":[8],"BIST":[9],"are":[10,39],"now":[11],"well":[12],"established":[13],"for":[14,19],"ASIC":[15],"products,":[16],"their":[17],"run-time":[18,63],"multi-million":[20],"gate":[21],"designs":[22],"has":[23],"become":[24],"a":[25,29,44],"problem.":[26],"Too":[27],"often,":[28],"tape-out":[30],"is":[31],"held":[32],"up":[33],"because":[34],"pattern":[35],"generation":[36],"verification":[38],"incomplete.":[40],"This":[41],"work":[42],"describes":[43],"holistic":[45],"approach":[47],"which":[48],"exploits":[49],"both":[50],"hierarchy":[51],"parallelism":[53],"on":[54],"every":[55],"aspect":[56],"of":[57],"the":[58,62],"DFT":[59],"to":[60],"minimize":[61],"impact.":[64]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}