{"id":"https://openalex.org/W1522599302","doi":"https://doi.org/10.1109/test.2004.1386961","title":"Automatic linearity (IP3) test with built-in pattern generator and analyzer","display_name":"Automatic linearity (IP3) test with built-in pattern generator and analyzer","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W1522599302","doi":"https://doi.org/10.1109/test.2004.1386961","mag":"1522599302"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1386961","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386961","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035165376","display_name":"Fa Foster Dai","orcid":"https://orcid.org/0000-0003-1691-6649"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"F. Dai","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033039433","display_name":"Charles E. Stroud","orcid":null},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Stroud","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019206025","display_name":"Dayu Yang","orcid":"https://orcid.org/0000-0002-5811-5690"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Yang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109857102","display_name":"Shuying Qi","orcid":null},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuying Qi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, Auburn Univ., AL, USA","institution_ids":["https://openalex.org/I82497590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5035165376"],"corresponding_institution_ids":["https://openalex.org/I82497590"],"apc_list":null,"apc_paid":null,"fwci":1.8466,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.85337727,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"271","last_page":"280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.7258800268173218},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.7077699303627014},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6989316344261169},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6782784461975098},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6446348428726196},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6285490393638611},{"id":"https://openalex.org/keywords/spectrum-analyzer","display_name":"Spectrum analyzer","score":0.6171557903289795},{"id":"https://openalex.org/keywords/signal-generator","display_name":"Signal generator","score":0.6039078831672668},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5131424069404602},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4841814339160919},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.44838571548461914},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44779276847839355},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4475819766521454},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3951164186000824},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.21532800793647766},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1889054775238037},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18712499737739563},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.10106870532035828}],"concepts":[{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.7258800268173218},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.7077699303627014},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6989316344261169},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6782784461975098},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6446348428726196},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6285490393638611},{"id":"https://openalex.org/C158007255","wikidata":"https://www.wikidata.org/wiki/Q1055222","display_name":"Spectrum analyzer","level":2,"score":0.6171557903289795},{"id":"https://openalex.org/C207912722","wikidata":"https://www.wikidata.org/wiki/Q1259123","display_name":"Signal generator","level":3,"score":0.6039078831672668},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5131424069404602},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4841814339160919},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.44838571548461914},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44779276847839355},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4475819766521454},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3951164186000824},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.21532800793647766},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1889054775238037},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18712499737739563},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.10106870532035828},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/test.2004.1386961","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386961","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.128.5163","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.128.5163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.auburn.edu/~vagrawal/E6970/LECTURES/ITC04ip3.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.135.1960","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.135.1960","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.itcprogramdev.org/itc2004proc/papers/pdfs/0010_3.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309904","display_name":"Auburn University","ror":"https://ror.org/02v80fc35"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1573802588","https://openalex.org/W1703850117","https://openalex.org/W1965108392","https://openalex.org/W1966190965","https://openalex.org/W2022977241","https://openalex.org/W2023287040","https://openalex.org/W2123684917","https://openalex.org/W2126554652","https://openalex.org/W2128726980","https://openalex.org/W2137446533","https://openalex.org/W2153701867","https://openalex.org/W2172258792","https://openalex.org/W3148817252","https://openalex.org/W4230446214","https://openalex.org/W4247489657"],"related_works":["https://openalex.org/W2785961700","https://openalex.org/W2394143195","https://openalex.org/W2075985769","https://openalex.org/W4240565539","https://openalex.org/W1646128378","https://openalex.org/W2366828188","https://openalex.org/W2463482348","https://openalex.org/W2149724644","https://openalex.org/W2112983903","https://openalex.org/W1611136924"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,26],"built-in":[3],"self-test":[4],"(BIST)":[5],"approach":[6,47],"based":[7],"on":[8],"direct":[9],"digital":[10],"synthesizer":[11],"(DDS)":[12],"for":[13,65],"functionality":[14],"testing":[15,67],"of":[16,29,39],"analog":[17],"circuitry":[18],"in":[19,49,55],"mixed-signal":[20],"systems.":[21],"Of":[22],"particular":[23],"interest,":[24],"and":[25,37,57,68],"main":[27],"contribution":[28],"This":[30,50],"work,":[31],"is":[32],"the":[33],"BIST-based":[34],"hardware":[35],"implementation":[36],"measurement":[38],"amplifier":[40],"linearity":[41],"(IP3)":[42],"test":[43],"using":[44],"DDS.":[45],"The":[46],"described":[48],"work":[51],"has":[52],"been":[53],"implemented":[54],"Verilog":[56],"synthesized":[58],"into":[59],"FPGAs":[60],"where":[61],"it":[62],"was":[63],"used":[64],"functional":[66],"compared":[69],"to":[70],"simulation":[71],"results.":[72]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}