{"id":"https://openalex.org/W2147279710","doi":"https://doi.org/10.1109/test.2004.1386942","title":"A design for test technique for parametric analysis of SRAM: on-die low yield analysis","display_name":"A design for test technique for parametric analysis of SRAM: on-die low yield analysis","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2147279710","doi":"https://doi.org/10.1109/test.2004.1386942","mag":"2147279710"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1386942","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015438662","display_name":"Benjamin M. Mauck","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"B.M. Mauck","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039895999","display_name":"Vishnumohan Ravichandran","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Ravichandran","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049879683","display_name":"U.A. Mughal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"U.A. Mughal","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015438662"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.20474176,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"148","issue":null,"first_page":"105","last_page":"113"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7878564596176147},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.6358959674835205},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.5946558713912964},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5450747609138489},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4962208867073059},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4298911690711975},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.415515273809433},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.41383013129234314},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3040955662727356},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2603049874305725},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2216036021709442}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7878564596176147},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.6358959674835205},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.5946558713912964},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5450747609138489},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4962208867073059},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4298911690711975},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.415515273809433},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.41383013129234314},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3040955662727356},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2603049874305725},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2216036021709442},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2004.1386942","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.127.3074","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.127.3074","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.itcprogramdev.org/itc2004proc/papers/pdfs/0005_1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W289624287","https://openalex.org/W1496908533","https://openalex.org/W1566916904","https://openalex.org/W2106935654","https://openalex.org/W2117442412","https://openalex.org/W2151824694","https://openalex.org/W3117388738","https://openalex.org/W6633800908"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W39373273","https://openalex.org/W3151633427","https://openalex.org/W2042913821","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W2372289614"],"abstract_inverted_index":{"Parametric":[0],"analysis":[1,20,42,125],"of":[2,31,58,69,116,134],"microprocessor":[3],"SRAM":[4,93],"through":[5],"special":[6],"design":[7],"for":[8],"test":[9],"features":[10],"(DFT)":[11],"is":[12,37,61,85],"used":[13,86],"extensively":[14],"by":[15],"fault":[16],"isolation":[17],"and":[18,24,53,66,95,110,136],"failure":[19],"engineers":[21],"to":[22,51,62,87],"find":[23,52],"characterize":[25],"defects.":[26,55],"Unfortunately,":[27],"a":[28,70,78],"growing":[29,130],"amount":[30],"leakage":[32,111],"on":[33,129],"each":[34],"new":[35],"process":[36,82,138],"distorting":[38],"these":[39],"low":[40],"yield":[41],"(LYA)":[43],"testmode":[44],"l-V":[45],"curves,":[46],"making":[47],"it":[48],"increasingly":[49],"difficult":[50],"differentiate":[54],"The":[56,118],"goal":[57],"This":[59],"work":[60],"discuss":[63],"the":[64],"simulation":[65],"silicon":[67],"results":[68,98],"concept":[71],"on-die":[72,105],"LYA":[73],"(ODLYA)":[74],"circuit":[75],"implemented":[76],"in":[77,99],"65":[79],"nm":[80],"CMOS":[81],"technology.":[83],"ODLYA":[84],"curve-trace":[88],"individual":[89],"transistors":[90],"within":[91],"an":[92,100],"cell":[94],"read":[96],"out":[97],"automated":[101],"fashion.":[102],"Taking":[103],"measurements":[104],"eliminates":[106],"interconnect-dominated":[107],"IR":[108],"drop":[109],"distortion":[112],"from":[113],"several":[114],"levels":[115],"multiplexing.":[117],"proposed":[119],"implementation":[120],"enables":[121],"non-destructive":[122],"high-speed":[123],"parametric":[124],"with":[126],"less":[127],"dependency":[128],"cache":[131],"sizes,":[132],"number":[133],"cores,":[135],"scaling":[137],"technologies.":[139]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}