{"id":"https://openalex.org/W1597062741","doi":"https://doi.org/10.1109/test.2004.1386941","title":"An automated, complete, structural test solution for SERDES","display_name":"An automated, complete, structural test solution for SERDES","publication_year":2005,"publication_date":"2005-03-07","ids":{"openalex":"https://openalex.org/W1597062741","doi":"https://doi.org/10.1109/test.2004.1386941","mag":"1597062741"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1386941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063906167","display_name":"Stephen Sunter","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"S. Sunter","raw_affiliation_strings":["Logic Vision, Inc., Ottawa, Canada","LogicVision Inc., Ottawa, Ont., Canada"],"affiliations":[{"raw_affiliation_string":"Logic Vision, Inc., Ottawa, Canada","institution_ids":[]},{"raw_affiliation_string":"LogicVision Inc., Ottawa, Ont., Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088922029","display_name":"Aubin Roy","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Roy","raw_affiliation_strings":["Logic Vision, Inc., Ottawa, Canada","LogicVision Inc., Ottawa, Ont., Canada"],"affiliations":[{"raw_affiliation_string":"Logic Vision, Inc., Ottawa, Canada","institution_ids":[]},{"raw_affiliation_string":"LogicVision Inc., Ottawa, Ont., Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036162728","display_name":"J-F Cote","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.-F. Cote","raw_affiliation_strings":["Logic Vision, Inc., Ottawa, Canada","LogicVision Inc., Ottawa, Ont., Canada"],"affiliations":[{"raw_affiliation_string":"Logic Vision, Inc., Ottawa, Canada","institution_ids":[]},{"raw_affiliation_string":"LogicVision Inc., Ottawa, Ont., Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5063906167"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":9.9591,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.9835164,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"95","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.9554383754730225},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9224263429641724},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6866253614425659},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.6024668216705322},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4692414104938507},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43982088565826416},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4157061278820038},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4119894504547119},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3952673077583313},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3257031738758087},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19897064566612244},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.12349915504455566},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11694008111953735}],"concepts":[{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.9554383754730225},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9224263429641724},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6866253614425659},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.6024668216705322},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4692414104938507},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43982088565826416},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4157061278820038},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4119894504547119},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3952673077583313},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3257031738758087},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19897064566612244},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.12349915504455566},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11694008111953735},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1386941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1691451471","https://openalex.org/W2062952706","https://openalex.org/W2081089490","https://openalex.org/W2103015257","https://openalex.org/W2116575043","https://openalex.org/W2121955149","https://openalex.org/W2126621570","https://openalex.org/W2132897890","https://openalex.org/W2137365119","https://openalex.org/W2145873744","https://openalex.org/W2166669936","https://openalex.org/W6677351133","https://openalex.org/W6679004695","https://openalex.org/W6679930891","https://openalex.org/W6684650813"],"related_works":["https://openalex.org/W1933111953","https://openalex.org/W2003312501","https://openalex.org/W2091946342","https://openalex.org/W1520599922","https://openalex.org/W2510718891","https://openalex.org/W2126574816","https://openalex.org/W2391465108","https://openalex.org/W2624154251","https://openalex.org/W2102417914","https://openalex.org/W653725568"],"abstract_inverted_index":{"Gigahertz":[0],"serialization":[1],"and":[2,10,41,48,59,94,142],"deserialization":[3],"(SERDES)":[4],"has":[5,80,101],"become":[6],"a":[7,74,95,123,131],"dominant":[8],"inter-chip":[9],"inter-board":[11],"data":[12],"transmission":[13],"technique.":[14],"Signal":[15],"integrity":[16],"is":[17,128,137],"the":[18,32,42,114,119],"primary":[19,33],"factor":[20],"determining":[21],"its":[22],"bit":[23,125],"error":[24],"rate,":[25],"typically":[26],"less":[27,88],"than":[28,89],"10/sup":[29],"-12/,":[30],"so":[31],"production":[34],"test":[35,77,99,105,148],"challenges":[36],"are":[37,52,65],"testing":[38],"picosecond":[39],"jitter":[40,47,76,121],"signal":[43,97,120],"eye":[44,98],"opening.":[45],"Off-chip":[46],"rise/fall":[49],"time":[50],"measurements":[51],"limited":[53,66],"by":[54,67,130],"hardware":[55],"complexity,":[56],"access,":[57],"bandwidth,":[58],"noise.":[60],"Published":[61],"on-chip":[62],"measurement":[63],"techniques":[64],"delay":[68],"line":[69],"jitter.":[70],"This":[71,136],"paper":[72],"presents":[73],"new":[75,96],"technique":[78,112],"that":[79,100,127],"been":[81],"demonstrated":[82],"on":[83],"an":[84,149],"FPGA":[85],"to":[86,117,122,146],"achieve":[87],"1":[90],"ps":[91],"RMS":[92],"self-jitter,":[93],"unlimited":[102],"bandwidth;":[103],"neither":[104],"uses":[106,113],"high":[107],"speed":[108],"circuitry.":[109],"The":[110],"all-digital":[111],"receiver":[115],"itself":[116],"demodulate":[118],"low-speed":[124],"stream":[126],"analyzed":[129],"single-clock":[132],"domain,":[133],"synthesizable":[134],"circuit.":[135],"combined":[138],"with":[139],"logic":[140],"BIST":[141],"1149.6":[143],"boundary":[144],"scan":[145],"completely":[147],"IC.":[150]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}