{"id":"https://openalex.org/W4250066186","doi":"https://doi.org/10.1109/test.2004.1386934","title":"On correlating structural tests with functional tests for speed binning of high performance design","display_name":"On correlating structural tests with functional tests for speed binning of high performance design","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W4250066186","doi":"https://doi.org/10.1109/test.2004.1386934"},"language":"en","primary_location":{"id":"doi:10.1109/test.2004.1386934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088197429","display_name":"Jingying Zeng","orcid":"https://orcid.org/0000-0002-6993-7999"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"J. Zeng","raw_affiliation_strings":["Freescale Semiconductor Inc., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Inc., Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017761494","display_name":"M. Abadir","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Abadir","raw_affiliation_strings":["Freescale Semiconductor Inc., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Inc., Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078051677","display_name":"G. Vandling","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Vandling","raw_affiliation_strings":["Cadence Design Systems, Endicott, NY, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Endicott, NY, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086986712","display_name":"L. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Wang","raw_affiliation_strings":["University of California, Santa Barbara, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000736149","display_name":"A. Kolhatkar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Kolhatkar","raw_affiliation_strings":["Freescale Semiconductor Inc., Austin, TX"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Inc., Austin, TX","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021405682","display_name":"J. Abraham","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Abraham","raw_affiliation_strings":["University of Technology, Austin, TX, USA","University of Texas at Austin, Austin, TX"],"affiliations":[{"raw_affiliation_string":"University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"University of Texas at Austin, Austin, TX","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5088197429"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.23408142,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":{"value":0.88707878,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"37"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.891691267490387},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7424869537353516},{"id":"https://openalex.org/keywords/functional-testing","display_name":"Functional testing","score":0.7018901109695435},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5418165326118469},{"id":"https://openalex.org/keywords/functional-design","display_name":"Functional design","score":0.47590693831443787},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4499739110469818},{"id":"https://openalex.org/keywords/integration-testing","display_name":"Integration testing","score":0.4141029119491577},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34791433811187744},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3387535810470581},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1573936939239502},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1345662772655487},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11841893196105957},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.09069684147834778},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07905945181846619}],"concepts":[{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.891691267490387},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7424869537353516},{"id":"https://openalex.org/C80823478","wikidata":"https://www.wikidata.org/wiki/Q4493432","display_name":"Functional testing","level":3,"score":0.7018901109695435},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5418165326118469},{"id":"https://openalex.org/C64346931","wikidata":"https://www.wikidata.org/wiki/Q4519148","display_name":"Functional design","level":2,"score":0.47590693831443787},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4499739110469818},{"id":"https://openalex.org/C107683887","wikidata":"https://www.wikidata.org/wiki/Q782466","display_name":"Integration testing","level":3,"score":0.4141029119491577},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34791433811187744},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3387535810470581},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1573936939239502},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1345662772655487},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11841893196105957},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.09069684147834778},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07905945181846619},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2004.1386934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2004.1386934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2004 International Conferce on Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1874075800","https://openalex.org/W2102127226","https://openalex.org/W2105809177","https://openalex.org/W2127111927","https://openalex.org/W2149602237","https://openalex.org/W2152321821","https://openalex.org/W2154665706","https://openalex.org/W2165157401","https://openalex.org/W2167253897","https://openalex.org/W2170093219","https://openalex.org/W6682148513","https://openalex.org/W6682700446","https://openalex.org/W6683054823"],"related_works":["https://openalex.org/W2384159625","https://openalex.org/W2368108385","https://openalex.org/W2019641810","https://openalex.org/W1553440939","https://openalex.org/W2150764589","https://openalex.org/W2169599552","https://openalex.org/W1895315548","https://openalex.org/W2101960328","https://openalex.org/W3009069326","https://openalex.org/W4250066186"],"abstract_inverted_index":{"The":[0],"use":[1],"of":[2,14,79,82],"functional":[3,54,65,74],"vectors":[4],"has":[5],"been":[6],"an":[7,50],"industry":[8],"standard":[9],"for":[10,56],"speed":[11,57],"binning":[12],"purposes":[13],"high":[15],"performance":[16,38],"ICs.":[17],"This":[18],"practice":[19],"can":[20,36],"be":[21],"prohibitively":[22],"expensive":[23],"as":[24],"the":[25,71,92],"ICs":[26],"become":[27],"faster":[28],"and":[29,77],"more":[30,43],"complex.":[31],"In":[32],"comparison,":[33],"structural":[34,48,59,83],"patterns":[35,60,84],"target":[37],"related":[39],"faults":[40],"in":[41],"a":[42,87],"systematic":[44],"manner.":[45],"To":[46],"make":[47],"testing":[49,55],"effective":[51],"alternative":[52],"to":[53,62,91],"binning,":[58],"need":[61],"correlate":[63],"with":[64],"test":[66,75],"frequencies":[67],"closely.":[68],"We":[69],"investigate":[70],"correlation":[72],"between":[73],"frequency":[76],"that":[78],"various":[80],"types":[81],"on":[85],"MPC7455,":[86],"Motorola":[88],"processor":[89],"executing":[90],"PowerPC/spl":[93],"trade/":[94],"instruction":[95],"set":[96],"architecture.":[97]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}