{"id":"https://openalex.org/W1490771654","doi":"https://doi.org/10.1109/test.2003.1270892","title":"Adapting jtag for ac interconnect testing","display_name":"Adapting jtag for ac interconnect testing","publication_year":2004,"publication_date":"2004-07-08","ids":{"openalex":"https://openalex.org/W1490771654","doi":"https://doi.org/10.1109/test.2003.1270892","mag":"1490771654"},"language":"en","primary_location":{"id":"doi:10.1109/test.2003.1270892","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2003.1270892","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Test Conference, 2003. Proceedings. ITC 2003.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091641165","display_name":"L. Whetsel","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"L. Whetsel","raw_affiliation_strings":["Texas Instruments, Inc., USA","Texas Instrum., Sherman, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instrum., Sherman, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5091641165"],"corresponding_institution_ids":["https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.8273,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66645568,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"641","last_page":"650"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.8671514987945557},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8234405517578125},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6299853324890137},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5789355039596558},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5186192393302917},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44069162011146545},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4135770797729492},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3975372910499573},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28442519903182983},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.20906665921211243},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12896904349327087},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10348290205001831}],"concepts":[{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.8671514987945557},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8234405517578125},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6299853324890137},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5789355039596558},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5186192393302917},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44069162011146545},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4135770797729492},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3975372910499573},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28442519903182983},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.20906665921211243},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12896904349327087},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10348290205001831},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2003.1270892","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2003.1270892","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Test Conference, 2003. Proceedings. ITC 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2125196703"],"related_works":["https://openalex.org/W2159819440","https://openalex.org/W4242291917","https://openalex.org/W1976968659","https://openalex.org/W2078553836","https://openalex.org/W2040040963","https://openalex.org/W2371899012","https://openalex.org/W2114676663","https://openalex.org/W3015923041","https://openalex.org/W2123022840","https://openalex.org/W1893156667"],"abstract_inverted_index":{"The":[0,14],"use":[1],"of":[2],"AC":[3,34,55],"coupled":[4,35],"interconnects":[5],"to":[6,30,43,49],"provide":[7],"communication":[8],"paths":[9],"between":[10],"devices":[11],"are":[12],"increasing.":[13],"existing":[15],"IEEE":[16],"1149.1":[17],"boundary":[18],"scan":[19],"standard":[20],"(JTAG)":[21],"has":[22],"limitations":[23],"that":[24],"hinder":[25],"it":[26,48],"from":[27],"being":[28],"able":[29],"effectively":[31],"test":[32],"all":[33],"interconnects.":[36],"This":[37],"paper":[38],"describes":[39],"a":[40],"simple":[41],"enhancement":[42],"the":[44],"JTAG":[45],"architecture":[46],"enabling":[47],"operate":[50],"in":[51],"new":[52],"modes":[53],"facilitating":[54],"interconnect":[56],"testing.":[57]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}