{"id":"https://openalex.org/W1552534217","doi":"https://doi.org/10.1109/test.2003.1270832","title":"Path delay test generation for domino logic circuits in the presence of crosstalk","display_name":"Path delay test generation for domino logic circuits in the presence of crosstalk","publication_year":2004,"publication_date":"2004-07-08","ids":{"openalex":"https://openalex.org/W1552534217","doi":"https://doi.org/10.1109/test.2003.1270832","mag":"1552534217"},"language":"en","primary_location":{"id":"doi:10.1109/test.2003.1270832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2003.1270832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Test Conference, 2003. Proceedings. ITC 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013261305","display_name":"R. Kundu","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R. Kundu","raw_affiliation_strings":["Center for Silicon System Implementation, ECE Department, Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Center for Silicon System Implementation, ECE Department, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111967389","display_name":"R.D. Blanton","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.D.S. Blanton","raw_affiliation_strings":["Center for Silicon System Implementation, ECE Department, Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Center for Silicon System Implementation, ECE Department, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5013261305"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":1.3165,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.78950803,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"122","last_page":"130"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.9111899137496948},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.7056622505187988},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.6172156929969788},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5776105523109436},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5630450248718262},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4928724765777588},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.44668257236480713},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4279497265815735},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41501298546791077},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35020649433135986},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19650119543075562},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1796925961971283},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15951940417289734}],"concepts":[{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.9111899137496948},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.7056622505187988},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.6172156929969788},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5776105523109436},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5630450248718262},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4928724765777588},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.44668257236480713},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4279497265815735},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41501298546791077},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35020649433135986},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19650119543075562},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1796925961971283},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15951940417289734},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2003.1270832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2003.1270832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Test Conference, 2003. Proceedings. ITC 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1533929464","https://openalex.org/W1536639642","https://openalex.org/W1616124740","https://openalex.org/W2090297007","https://openalex.org/W2096636123","https://openalex.org/W2098706146","https://openalex.org/W2100009051","https://openalex.org/W2100023721","https://openalex.org/W2112947098","https://openalex.org/W2116673262","https://openalex.org/W2118300947","https://openalex.org/W2132471923","https://openalex.org/W2154144231","https://openalex.org/W2155961325","https://openalex.org/W2157160077","https://openalex.org/W2162523242","https://openalex.org/W4254482168","https://openalex.org/W6631995912"],"related_works":["https://openalex.org/W4231158717","https://openalex.org/W3174071739","https://openalex.org/W2082788688","https://openalex.org/W1634085391","https://openalex.org/W2127151832","https://openalex.org/W2488971671","https://openalex.org/W1543780920","https://openalex.org/W2136656113","https://openalex.org/W2276964363","https://openalex.org/W2011758429"],"abstract_inverted_index":{"A":[0,23],"technique":[1,79,106],"to":[2,56,82],"derive":[3],"test":[4,84,108],"vectors":[5,86,109],"that":[6,87,104,110,114],"exercise":[7,88],"the":[8,17,27,34,60,67,89,105,116,120],"worstcase":[9],"delay":[10,28,113],"effects":[11],"in":[12,16,33,59,119],"a":[13,30,43,52,93],"domino":[14,31,98],"circuit":[15,95,112],"presence":[18,35,61,121],"of":[19,29,36,62,92,122],"crosstalk":[20,37],"is":[21,38,80],"described.":[22],"model":[24],"for":[25,72],"characterizing":[26],"gate":[32],"developed":[39],"and":[40],"exploited":[41],"by":[42],"new":[44],"efJicient":[45],"timing":[46,77],"analysis":[47,78],"algorithm.":[48],"The":[49,76],"algorithm":[50],"uses":[51],"single,":[53],"breadth-jirst":[54],"traversal":[55],"compute":[57],"delays":[58,91],"crosstalk.":[63,123],"Thus,":[64],"it":[65],"avoids":[66],"iterative":[68],"methods":[69],"commonly":[70],"employed":[71],"static":[73],"CMOS":[74],"circuits.":[75],"used":[81],"generate":[83],"input":[85],"worst-case":[90],"multiplier":[94],"implemented":[96],"using":[97],"logic.":[99],"Hspice":[100],"simulation":[101],"results":[102],"demonstrate":[103],"identiJes":[107],"produce":[111],"satisfy":[115],"targeted":[117],"value":[118]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}