{"id":"https://openalex.org/W1589566653","doi":"https://doi.org/10.1109/test.2003.1270823","title":"Transistor-level fault analysis and test algorithm development for ternary dynamic content addressable memories","display_name":"Transistor-level fault analysis and test algorithm development for ternary dynamic content addressable memories","publication_year":2004,"publication_date":"2004-07-08","ids":{"openalex":"https://openalex.org/W1589566653","doi":"https://doi.org/10.1109/test.2003.1270823","mag":"1589566653"},"language":"en","primary_location":{"id":"doi:10.1109/test.2003.1270823","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2003.1270823","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Test Conference, 2003. Proceedings. ITC 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055039109","display_name":"Derek Wright","orcid":"https://orcid.org/0000-0003-0411-4497"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"D. Wright","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","(University of Waterloo)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"(University of Waterloo)","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Sachdev","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","University of Waterloo-Canad\u00e1"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"University of Waterloo-Canad\u00e1","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":2.6505,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.88762811,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"39","last_page":"47"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9790999889373779,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6079666614532471},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5102047920227051},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.5086539387702942},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4417261481285095},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37058722972869873},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3299778401851654},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15079233050346375},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14475688338279724},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12193700671195984},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09262391924858093},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06246352195739746}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6079666614532471},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5102047920227051},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.5086539387702942},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4417261481285095},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37058722972869873},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3299778401851654},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15079233050346375},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14475688338279724},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12193700671195984},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09262391924858093},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06246352195739746}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2003.1270823","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2003.1270823","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Test Conference, 2003. Proceedings. ITC 2003.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.463.4243","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.463.4243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://ece.uwaterloo.ca/~cdr/pubs/Derek_ITC.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1778647827","https://openalex.org/W1828801786","https://openalex.org/W1907736196","https://openalex.org/W2096164234","https://openalex.org/W2116900304","https://openalex.org/W2116954018","https://openalex.org/W2117828122","https://openalex.org/W2146707697","https://openalex.org/W2152486453","https://openalex.org/W2152621759","https://openalex.org/W6638140578","https://openalex.org/W6674584511"],"related_works":["https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2070443794","https://openalex.org/W2928193004","https://openalex.org/W2914488349","https://openalex.org/W2193481349","https://openalex.org/W260863705","https://openalex.org/W2544423928","https://openalex.org/W2052122378","https://openalex.org/W3181709876"],"abstract_inverted_index":{"Content":[0],"addressable":[1],"memories":[2],"(CAMs)":[3],"are":[4,14],"gaining":[5],"popularity":[6],"with":[7],"computer":[8],"networks.":[9],"Testing":[10],"costs":[11],"of":[12,43,54],"CAMs":[13],"extremely":[15],"high":[16],"owing":[17],"to":[18,50],"their":[19],"unique":[20],"configuration.":[21],"In":[22],"this":[23],"paper,":[24],"we":[25],"carried":[26],"out":[27],"a":[28,34],"transistor-level":[29],"fault":[30],"analysis":[31],"and":[32],"devise":[33],"search":[35,62],"path":[36,63],"test":[37,64],"algorithm.":[38],"The":[39],"proposed":[40],"algorithm":[41,53],"is":[42,66],"the":[44,51,58,61],"order":[45],"(nl":[46],"/":[47],"log2n)":[48],"compared":[49],"brute-force":[52],"complexity":[55,65],"(nl).":[56],"For":[57],"analyzed":[59],"CAM,":[60],"reduced":[67],"by":[68],"30x.":[69],"1.":[70]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}