{"id":"https://openalex.org/W2110475994","doi":"https://doi.org/10.1109/test.2002.1041932","title":"Multi Gigahertz digital test challenges and techniques","display_name":"Multi Gigahertz digital test challenges and techniques","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2110475994","doi":"https://doi.org/10.1109/test.2002.1041932","mag":"2110475994"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"M. Sachdev","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Waterloo, ONT, Canada","Dept. of Electr. & Comput. Eng., Waterloo, Ont., Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Waterloo, Ont., Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5086259491"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.1766037,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1231","last_page":"1231"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10624","display_name":"Silicon and Solar Cell Technologies","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7140827775001526},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6113330125808716},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5912489891052246},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.5546938180923462},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5398513674736023},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5328612327575684},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5281327366828918},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5097944140434265},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5096156597137451},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45490962266921997},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4388899505138397},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4359845519065857},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4348200857639313},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42878714203834534},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4241368770599365},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4213069677352905},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4140353500843048},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3510863780975342},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2836925983428955},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28003859519958496}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7140827775001526},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6113330125808716},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5912489891052246},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.5546938180923462},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5398513674736023},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5328612327575684},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5281327366828918},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5097944140434265},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5096156597137451},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45490962266921997},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4388899505138397},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4359845519065857},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4348200857639313},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42878714203834534},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4241368770599365},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4213069677352905},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4140353500843048},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3510863780975342},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2836925983428955},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28003859519958496},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041932","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041932","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1505584864","https://openalex.org/W1620963342","https://openalex.org/W1768857380","https://openalex.org/W2100827158"],"related_works":["https://openalex.org/W4285708951","https://openalex.org/W2147986372","https://openalex.org/W2786111245","https://openalex.org/W1979305473","https://openalex.org/W3009953521","https://openalex.org/W4234763172","https://openalex.org/W2125317684","https://openalex.org/W2992024382","https://openalex.org/W2154529098","https://openalex.org/W2137475190"],"abstract_inverted_index":{"The":[0],"clock":[1],"frequency":[2,66],"of":[3,16],"high":[4],"performance":[5,26],"VLSIs":[6],"has":[7,20,34],"exceeded":[8],"2":[9],"GHz.":[10],"Over":[11],"the":[12],"years,":[13],"aggressive":[14],"scaling":[15],"CMOS":[17,71],"process":[18],"technology":[19],"resulted":[21],"in":[22],"a":[23],"30%":[24],"annual":[25],"improvement":[27],"for":[28],"digital":[29],"circuits.":[30],"However,":[31],"tester":[32],"speed":[33,53],"improved":[35],"by":[36],"only":[37],"12%":[38],"every":[39],"year.":[40],"This":[41],"paper":[42],"discusses":[43],"various":[44],"test":[45,60,67,75],"methodologies":[46],"being":[47],"used":[48],"to":[49],"cope":[50],"with":[51,73],"this":[52],"disparity.":[54],"These":[55],"include:":[56],"very":[57],"low":[58,65],"voltage":[59],"techniques;":[61],"DFT":[62],"structure":[63],"incorporation;":[64],"modes;":[68],"and":[69],"dynamic":[70],"implementations":[72],"integrated":[74],"mode":[76],"structures.":[77]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}