{"id":"https://openalex.org/W1703850117","doi":"https://doi.org/10.1109/test.2002.1041910","title":"Mixed-signal BIST: fact or fiction","display_name":"Mixed-signal BIST: fact or fiction","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1703850117","doi":"https://doi.org/10.1109/test.2002.1041910","mag":"1703850117"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041910","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"G.W. Roberts","raw_affiliation_strings":["Department of Electrical And Computer Engineering, McGill University, Montreal, Canada","Dept. of Electr. & Comput. Eng.,, McGill Univ., Montreal, Que., Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical And Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, McGill Univ., Montreal, Que., Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5083312864"],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":0.7546,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.71378471,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1204","last_page":"1204"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9789999723434448,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7093721628189087},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6347869634628296},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5678340792655945},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.5134464502334595},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4520544409751892},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.4448249936103821},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.44112512469291687},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4407287538051605},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4360755383968353},{"id":"https://openalex.org/keywords/conductor","display_name":"Conductor","score":0.42976170778274536},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3448464870452881},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.21217688918113708},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.14585137367248535}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7093721628189087},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6347869634628296},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5678340792655945},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.5134464502334595},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4520544409751892},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.4448249936103821},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44112512469291687},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4407287538051605},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4360755383968353},{"id":"https://openalex.org/C34800285","wikidata":"https://www.wikidata.org/wiki/Q5159395","display_name":"Conductor","level":2,"score":0.42976170778274536},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3448464870452881},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21217688918113708},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.14585137367248535},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041910","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4253468152","https://openalex.org/W4313519086","https://openalex.org/W2475977221","https://openalex.org/W2390075905","https://openalex.org/W4283025278","https://openalex.org/W2376508085","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2018755015","https://openalex.org/W2098218272"],"abstract_inverted_index":{"Summary":[0],"form":[1,245],"only":[2,146,181],"given.":[3],"Embedded":[4],"test":[5,105,248],"is":[6,31,55,121,140,165,199],"essential":[7],"for":[8],"many":[9,60],"of":[10,52,67,86,97,130,152,162,184,203,246,257],"today's":[11],"high-speed":[12],"electronic":[13],"designs":[14],"that":[15,81],"involve":[16],"state-of-the-art":[17],"silicon":[18],"processes.":[19],"Attempting":[20],"to":[21,38,75,108,143,232],"perform":[22],"timing":[23],"and":[24,44,78,137,149,169],"frequency":[25],"measurements":[26],"across":[27,99],"the":[28,50,84,100,104,119,128,134,147,153,159,163,182,185,192,195,201,208,225,233],"chip":[29,101,131],"I/O":[30],"fraught":[32],"with":[33,93,180,220],"parasitic":[34],"interconnect":[35,154,164,186,197,209],"issues,":[36],"leading":[37,114],"excessive":[39],"noise":[40],"pick-up,":[41],"asymmetrical":[42],"delays":[43],"uneven":[45],"incident/reflection":[46],"levels.":[47],"Interestingly":[48],"enough,":[49],"problem":[51,58,91,120],"on-chip":[53],"interconnects":[54,68],"a":[56,71,166,214,251,255],"well-recognized":[57],"in":[59,69,117,174],"VLSI-related":[61],"conferences.":[62],"Packing":[63],"such":[64,70],"large":[65,95],"numbers":[66],"small":[72],"volume":[73],"leads":[74],"numerous":[76],"coupling":[77],"cross-talk":[79],"phenomena":[80],"are":[82],"limiting":[83,207],"performance":[85],"advanced":[87],"circuit":[88],"designs.":[89],"The":[90],"associated":[92],"moving":[94],"volumes":[96],"data":[98],"interface":[102],"during":[103],"phase":[106],"seems":[107],"have":[109],"gained":[110],"less":[111,171],"interest":[112],"at":[113,212],"conferences":[115],"when":[116],"fact":[118],"quite":[122],"similar,":[123],"if":[124],"not":[125],"worse.":[126],"As":[127],"number":[129],"I/Os":[132],"increase,":[133],"separation":[135],"distance":[136],"conductor":[138],"thickness":[139],"being":[141],"forced":[142],"decrease,":[144],"leaving":[145,178],"length":[148,183,198],"material":[150,160],"properties":[151,161],"under":[155,187],"our":[156,188],"control.":[157,190],"Changing":[158],"steady":[167],"endeavor":[168],"will":[170,249],"likely":[172],"result":[173],"any":[175],"radical":[176],"improvement,":[177],"us":[179],"direct":[189],"At":[191],"present":[193],"time,":[194],"tester-DUT":[196],"on":[200],"order":[202],"10":[204],"cm-100":[205],"cm,":[206],"bandwidth":[210],"to,":[211],"most,":[213],"few":[215],"GHz.":[216],"To":[217],"measure":[218],"signals":[219],"bandwidths":[221],"beyond":[222],"this":[223],"limit,":[224],"tester":[226],"electronics":[227],"MUST":[228],"be":[229,250],"brought":[230],"closer":[231],"DUT,":[234],"or":[235,242],"even":[236],"better,":[237],"directly":[238],"on-chip.":[239],"Hence,":[240],"BIST":[241],"some":[243],"other":[244],"embedded":[247],"fact,":[252],"it":[253],"just":[254],"matter":[256],"time.":[258]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}