{"id":"https://openalex.org/W1888890915","doi":"https://doi.org/10.1109/test.2002.1041893","title":"Test coverage models for system test?","display_name":"Test coverage models for system test?","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1888890915","doi":"https://doi.org/10.1109/test.2002.1041893","mag":"1888890915"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110179528","display_name":"D. L. Williams","orcid":null},"institutions":[{"id":"https://openalex.org/I4210149435","display_name":"DELL (United States)","ror":"https://ror.org/05rejmm18","country_code":"US","type":"company","lineage":["https://openalex.org/I4210149435"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Williams","raw_affiliation_strings":["Computer Corporation University of Texas, Austin, USA","Dell Comput. Corp., Texas Univ., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Computer Corporation University of Texas, Austin, USA","institution_ids":[]},{"raw_affiliation_string":"Dell Comput. Corp., Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I4210149435"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5110179528"],"corresponding_institution_ids":["https://openalex.org/I4210149435"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.10058212,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1185","last_page":"1185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.989799976348877,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.7814111113548279},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6683864593505859},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5950196981430054},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.59119713306427},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5735529065132141},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5562096238136292},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5328773856163025},{"id":"https://openalex.org/keywords/failure-mode-and-effects-analysis","display_name":"Failure mode and effects analysis","score":0.519275426864624},{"id":"https://openalex.org/keywords/system-under-test","display_name":"System under test","score":0.47847220301628113},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45943042635917664},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43613767623901367},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4322831630706787},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.4274219274520874},{"id":"https://openalex.org/keywords/system-testing","display_name":"System testing","score":0.425743043422699},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3784916400909424},{"id":"https://openalex.org/keywords/test-case","display_name":"Test case","score":0.3349611163139343},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2632668614387512},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.09968969225883484},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.0970013439655304},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09138953685760498},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.08249759674072266},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0686044692993164}],"concepts":[{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.7814111113548279},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6683864593505859},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5950196981430054},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.59119713306427},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5735529065132141},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5562096238136292},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5328773856163025},{"id":"https://openalex.org/C66283442","wikidata":"https://www.wikidata.org/wiki/Q1389268","display_name":"Failure mode and effects analysis","level":2,"score":0.519275426864624},{"id":"https://openalex.org/C108913964","wikidata":"https://www.wikidata.org/wiki/Q2376856","display_name":"System under test","level":4,"score":0.47847220301628113},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45943042635917664},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43613767623901367},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4322831630706787},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.4274219274520874},{"id":"https://openalex.org/C7166840","wikidata":"https://www.wikidata.org/wiki/Q1199682","display_name":"System testing","level":2,"score":0.425743043422699},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3784916400909424},{"id":"https://openalex.org/C128942645","wikidata":"https://www.wikidata.org/wiki/Q1568346","display_name":"Test case","level":3,"score":0.3349611163139343},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2632668614387512},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.09968969225883484},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0970013439655304},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09138953685760498},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.08249759674072266},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0686044692993164},{"id":"https://openalex.org/C152877465","wikidata":"https://www.wikidata.org/wiki/Q208042","display_name":"Regression analysis","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W1600468096","https://openalex.org/W2535245920","https://openalex.org/W2147058777"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"In":[4,82],"the":[5,30,35,40,49,54,66,69,83,98],"world":[6],"of":[7,17,37,68,109],"IC":[8],"testing,":[9,39],"efficiency":[10],"measurements":[11],"are":[12,58],"based":[13,115],"on":[14,116],"test":[15,51,70,112],"coverage":[16,113],"modeled":[18],"faults,":[19],"often":[20],"stuck":[21],"at":[22,29,88,97],"faults.":[23],"While":[24],"this":[25,45],"has":[26],"been":[27],"effective":[28],"chip":[31,38],"level":[32,56],"to":[33,48,78],"improve":[34],"quality":[36,67],"question":[41],"is":[42],"how":[43],"can":[44],"be":[46],"transferred":[47],"system":[50,55,99],"level?":[52],"At":[53],"we":[57,86],"faced":[59],"with":[60],"several":[61],"potential":[62],"complications":[63],"in":[64],"measuring":[65],"process.":[71],"The":[72,101],"author":[73],"discusses":[74],"two":[75],"possible":[76],"techniques":[77],"address":[79],"these":[80],"complications.":[81],"first":[84],"technique,":[85],"look":[87],"what":[89],"a":[90,105,111],"comprehensive":[91],"fault":[92],"model":[93],"may":[94],"took":[95],"like":[96],"level.":[100],"second":[102],"technique":[103],"involves":[104],"more":[106],"traditional":[107],"approach":[108],"implementing":[110],"analysis":[114],"functional":[117],"faults":[118],"and":[119],"Failure":[120],"Mode":[121],"Effect":[122],"Analysis":[123],"(FMEA).":[124]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2}],"updated_date":"2026-03-07T13:37:22.277990","created_date":"2025-10-10T00:00:00"}