{"id":"https://openalex.org/W1768857380","doi":"https://doi.org/10.1109/test.2002.1041870","title":"A DFT technique for low frequency delay fault testing in high performance digital circuits","display_name":"A DFT technique for low frequency delay fault testing in high performance digital circuits","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1768857380","doi":"https://doi.org/10.1109/test.2002.1041870","mag":"1768857380"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017386059","display_name":"B. Chatterjee","orcid":"https://orcid.org/0000-0003-3698-872X"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"B. Chatterjee","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Sachdev","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103040522","display_name":"A. Keshavarzi","orcid":"https://orcid.org/0000-0001-6938-1161"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Keshavarzi","raw_affiliation_strings":["Circuit Research, INTEL, Research Laboratory, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuit Research, INTEL, Research Laboratory, OR, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017386059"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":1.2577,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79824647,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1130","last_page":"1139"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7504204511642456},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7033053636550903},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.622385561466217},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.599148690700531},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.5593403577804565},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5485140681266785},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5473454594612122},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5046411752700806},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4886777698993683},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.46013015508651733},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4281649887561798},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4215162396430969},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23438456654548645},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1578705906867981},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.11529317498207092},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08113354444503784}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7504204511642456},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7033053636550903},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.622385561466217},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.599148690700531},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.5593403577804565},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5485140681266785},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5473454594612122},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5046411752700806},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4886777698993683},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.46013015508651733},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4281649887561798},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4215162396430969},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23438456654548645},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1578705906867981},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.11529317498207092},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08113354444503784},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1505584864","https://openalex.org/W1620963342","https://openalex.org/W1913711070","https://openalex.org/W1958909498","https://openalex.org/W1993589577","https://openalex.org/W2100827158","https://openalex.org/W2108090050","https://openalex.org/W2110771569","https://openalex.org/W2129563753","https://openalex.org/W2133247319","https://openalex.org/W2154188455","https://openalex.org/W2168753134","https://openalex.org/W3145549963","https://openalex.org/W4212961314"],"related_works":["https://openalex.org/W2157191248","https://openalex.org/W2107525390","https://openalex.org/W2114980936","https://openalex.org/W2164493372","https://openalex.org/W2153086993","https://openalex.org/W2118697956","https://openalex.org/W2128920253","https://openalex.org/W2150046587","https://openalex.org/W2164349885","https://openalex.org/W2427864131"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"DFT":[4,83],"(design-for-testability)":[5],"technique":[6,41,84],"for":[7,35],"delay":[8,20,44,52,77,86],"fault":[9,21,53,78],"testing":[10],"of":[11,75],"high":[12,18],"performance,":[13,19],"dynamic":[14],"CMOS":[15,32],"circuits.":[16],"A":[17],"testable,":[22],"16":[23],"bit":[24],"adder":[25,37],"is":[26,73],"designed":[27],"in":[28,64],"0.18":[29],"/spl":[30],"mu/m":[31],"technology.":[33],"Simulations":[34],"the":[36,70,81],"demonstrate":[38],"that":[39],"this":[40],"can":[42],"detect":[43],"faults":[45],"greater":[46],"than":[47],"35":[48],"ps":[49],"and":[50],"improves":[51],"detection":[54],"capability.":[55],"It":[56],"also":[57],"allows":[58],"at":[59],"least":[60],"10/spl":[61],"times/":[62],"reduction":[63],"test":[65],"mode":[66],"clock":[67],"frequency.":[68],"Furthermore,":[69],"proposed":[71,82],"method":[72],"capable":[74],"providing":[76],"diagnostics.":[79],"However,":[80],"increases":[85],"by":[87],"8.6%":[88],"with":[89],"minimal":[90],"power":[91],"penalty.":[92]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}