{"id":"https://openalex.org/W2119677575","doi":"https://doi.org/10.1109/test.2002.1041867","title":"Hierarchical data invalidation analysis for scan-based debug on multiple-clock system chips","display_name":"Hierarchical data invalidation analysis for scan-based debug on multiple-clock system chips","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2119677575","doi":"https://doi.org/10.1109/test.2002.1041867","mag":"2119677575"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041867","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041867","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102875384","display_name":"S.K. Goel","orcid":"https://orcid.org/0009-0005-0878-8650"},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]},{"id":"https://openalex.org/I1329325741","display_name":"Philips (Finland)","ror":"https://ror.org/01g4jev56","country_code":"FI","type":"company","lineage":["https://openalex.org/I1329325741","https://openalex.org/I4210122849"]}],"countries":["FI","NL"],"is_corresponding":true,"raw_author_name":"S.K. Goel","raw_affiliation_strings":["IC Design-Digital Design & Test, Philips Research Laboratories, Eindhoven, Netherlands","Philips' Research Laboratories, Eindhoven-Netherlands"],"affiliations":[{"raw_affiliation_string":"IC Design-Digital Design & Test, Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]},{"raw_affiliation_string":"Philips' Research Laboratories, Eindhoven-Netherlands","institution_ids":["https://openalex.org/I1329325741"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008861550","display_name":"Bart Vermeulen","orcid":"https://orcid.org/0000-0002-1161-314X"},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]},{"id":"https://openalex.org/I1329325741","display_name":"Philips (Finland)","ror":"https://ror.org/01g4jev56","country_code":"FI","type":"company","lineage":["https://openalex.org/I1329325741","https://openalex.org/I4210122849"]}],"countries":["FI","NL"],"is_corresponding":false,"raw_author_name":"B. Vermeulen","raw_affiliation_strings":["IC Design-Digital Design & Test, Philips Research Laboratories, Eindhoven, Netherlands","Philips' Research Laboratories, Eindhoven-Netherlands"],"affiliations":[{"raw_affiliation_string":"IC Design-Digital Design & Test, Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]},{"raw_affiliation_string":"Philips' Research Laboratories, Eindhoven-Netherlands","institution_ids":["https://openalex.org/I1329325741"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102875384"],"corresponding_institution_ids":["https://openalex.org/I1329325741","https://openalex.org/I4210122849"],"apc_list":null,"apc_paid":null,"fwci":1.391,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.82361086,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.744331955909729},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.695091724395752},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.4406168758869171},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40696579217910767},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1563468873500824}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.744331955909729},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.695091724395752},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.4406168758869171},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40696579217910767},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1563468873500824}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041867","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041867","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1885297255","https://openalex.org/W1901466356","https://openalex.org/W1917409762","https://openalex.org/W1951562848","https://openalex.org/W2096487899","https://openalex.org/W2145314233","https://openalex.org/W2145484487","https://openalex.org/W2167240608","https://openalex.org/W6681625022"],"related_works":["https://openalex.org/W2354955167","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2388687068","https://openalex.org/W2000905221","https://openalex.org/W2366922255","https://openalex.org/W2399091034","https://openalex.org/W2123336842","https://openalex.org/W2390462575","https://openalex.org/W2114320580"],"abstract_inverted_index":{"To":[0],"debug":[1,8],"a":[2,6,15,93],"digital":[3],"chip":[4,11,42],"with":[5,36],"scan-based":[7],"methodology,":[9],"the":[10,21,26,29,37,41,58,65,85,121],"is":[12,32,78,107],"stopped":[13,53],"at":[14],"certain":[16],"point":[17],"in":[18,20,60,89],"time":[19],"application.":[22],"The":[23,72],"state":[24],"of":[25,57,64,74,112,123],"flip-flops":[27],"and":[28,34,91],"memory":[30],"elements":[31,59],"observed":[33],"compared":[35],"simulation":[38],"results.":[39],"If":[40],"contains":[43],"multiple":[44],"clock":[45,49,66],"domains":[46,50,67],"then":[47],"these":[48],"must":[51],"be":[52],"simultaneously,":[54],"otherwise":[55],"some":[56],"one":[61],"or":[62],"more":[63],"will":[68],"capture":[69],"old":[70,76],"data.":[71],"phenomenon":[73],"capturing":[75],"data":[77,80,86,94,101,124],"called":[79],"invalidation.":[81],"This":[82],"paper":[83],"describes":[84],"invalidation":[87,95,102,125],"problem":[88],"depth":[90],"presents":[92],"detector":[96],"circuit.":[97],"An":[98],"automated":[99],"hierarchical":[100],"analysis":[103],"tool":[104],"named":[105],"DIAna":[106],"also":[108],"presented.":[109],"By":[110],"means":[111],"experimental":[113],"results":[114],"for":[115],"two":[116],"industrial":[117],"SoCs,":[118],"we":[119],"show":[120],"amount":[122],"that":[126],"can":[127],"occur":[128],"during":[129],"silicon":[130],"debug.":[131]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}