{"id":"https://openalex.org/W1906056666","doi":"https://doi.org/10.1109/test.2002.1041866","title":"Signal integrity loss in SoC's interconnects: a diagnosis approach using embedded microprocessor","display_name":"Signal integrity loss in SoC's interconnects: a diagnosis approach using embedded microprocessor","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1906056666","doi":"https://doi.org/10.1109/test.2002.1041866","mag":"1906056666"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041866","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082612149","display_name":"M.H. Tehranipour","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M.H. Tehranipour","raw_affiliation_strings":["Center for Integrated Circuits & Systems, University of Texas, Dallas, Richardson, TX, USA","Center for Integrated Circuits & Syst., Texas Univ. at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"Center for Integrated Circuits & Systems, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Center for Integrated Circuits & Syst., Texas Univ. at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040401289","display_name":"Mehrdad Nourani","orcid":"https://orcid.org/0000-0001-5077-4424"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Nourani","raw_affiliation_strings":["Center for Integrated Circuits & Systems, University of Texas, Dallas, Richardson, TX, USA","Center for Integrated Circuits & Syst., Texas Univ. at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"Center for Integrated Circuits & Systems, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Center for Integrated Circuits & Syst., Texas Univ. at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5082612149"],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10073064,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1093","last_page":"1102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7665165662765503},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7209622859954834},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.7162458896636963},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6856933832168579},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4915994107723236},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4748696982860565},{"id":"https://openalex.org/keywords/data-integrity","display_name":"Data integrity","score":0.45250144600868225},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4166211783885956},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3774799704551697},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.35110312700271606},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33845606446266174},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17196345329284668},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.07483485341072083}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7665165662765503},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7209622859954834},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.7162458896636963},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6856933832168579},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4915994107723236},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4748696982860565},{"id":"https://openalex.org/C33762810","wikidata":"https://www.wikidata.org/wiki/Q461671","display_name":"Data integrity","level":2,"score":0.45250144600868225},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4166211783885956},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3774799704551697},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.35110312700271606},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33845606446266174},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17196345329284668},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.07483485341072083},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041866","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1497302417","https://openalex.org/W1554885925","https://openalex.org/W1564201208","https://openalex.org/W1762004504","https://openalex.org/W1808787514","https://openalex.org/W1904830904","https://openalex.org/W1930731203","https://openalex.org/W1998210153","https://openalex.org/W2032266940","https://openalex.org/W2055927514","https://openalex.org/W2100783269","https://openalex.org/W2105687607","https://openalex.org/W2128922108","https://openalex.org/W2128985994","https://openalex.org/W2131661889","https://openalex.org/W2132409587","https://openalex.org/W2132747598","https://openalex.org/W2138011667","https://openalex.org/W2139032741","https://openalex.org/W2139591540","https://openalex.org/W2150153665","https://openalex.org/W2165132030","https://openalex.org/W2170949280","https://openalex.org/W3127394485","https://openalex.org/W3147616483","https://openalex.org/W4242674290","https://openalex.org/W4245308648","https://openalex.org/W4302458519","https://openalex.org/W6633069435","https://openalex.org/W6633675854","https://openalex.org/W6640360771","https://openalex.org/W6675620916","https://openalex.org/W6675780689","https://openalex.org/W6790649933","https://openalex.org/W6827273139"],"related_works":["https://openalex.org/W2501772559","https://openalex.org/W2108140302","https://openalex.org/W1484822930","https://openalex.org/W2296323169","https://openalex.org/W2139246130","https://openalex.org/W2045015510","https://openalex.org/W4249933526","https://openalex.org/W2143718114","https://openalex.org/W4246238298","https://openalex.org/W1906056666"],"abstract_inverted_index":{"Presents":[0],"a":[1,19],"systematic":[2],"approach":[3],"for":[4,14,35,46],"utilizing":[5],"the":[6,11,26,43,54,63,73],"microprocessor":[7,45],"capabilities":[8],"in":[9],"testing":[10],"SoC's":[12],"interconnects":[13,34],"signal":[15],"integrity.":[16],"We":[17],"propose":[18],"graph":[20],"representation":[21],"of":[22,33],"SoC/interconnects":[23],"to":[24,51,71],"minimize":[25],"test":[27,32,56,64,74,78],"time":[28],"while":[29],"performing":[30],"thorough":[31],"integrity":[36],"loss.":[37],"This":[38],"is":[39],"achieved":[40],"by":[41],"using":[42],"embedded":[44],"two":[47],"main":[48],"tasks:":[49],"(1)":[50],"dynamically":[52],"determine":[53],"best":[55],"plan":[57],"based":[58],"on":[59],"resource":[60],"constraints":[61],"and":[62,69,82],"results":[65],"from":[66],"previous":[67],"sessions,":[68],"(2)":[70],"execute":[72],"plan,":[75],"that":[76],"includes":[77],"generation/delivery,":[79],"signature":[80],"analysis/diagnosis":[81],"process":[83],"control.":[84]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}