{"id":"https://openalex.org/W2097800300","doi":"https://doi.org/10.1109/test.2002.1041865","title":"Incremental diagnosis of multiple open-interconnects","display_name":"Incremental diagnosis of multiple open-interconnects","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2097800300","doi":"https://doi.org/10.1109/test.2002.1041865","mag":"2097800300"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041865","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072856327","display_name":"J.B. Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"J.B. Liu","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009841786","display_name":"Andreas Veneris","orcid":"https://orcid.org/0000-0002-6309-8821"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Veneris","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086937144","display_name":"H. Takahashi","orcid":"https://orcid.org/0000-0001-6314-5897"},"institutions":[{"id":"https://openalex.org/I43545212","display_name":"Ehime University","ror":"https://ror.org/017hkng22","country_code":"JP","type":"education","lineage":["https://openalex.org/I43545212"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Takahashi","raw_affiliation_strings":["Department of CS, Ehime University, Matsuyama, Ehime, Japan"],"affiliations":[{"raw_affiliation_string":"Department of CS, Ehime University, Matsuyama, Ehime, Japan","institution_ids":["https://openalex.org/I43545212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5072856327"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":2.4734,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.89220269,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1085","last_page":"1092"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9793999791145325,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.8537185192108154},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7107200622558594},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6946935653686523},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5263156890869141},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5055091381072998},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48677611351013184},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4606139659881592},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44778144359588623},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4288035035133362},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4162468910217285},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3956049680709839},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2749757170677185},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2556261420249939},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15137064456939697}],"concepts":[{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.8537185192108154},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7107200622558594},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6946935653686523},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5263156890869141},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5055091381072998},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48677611351013184},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4606139659881592},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44778144359588623},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4288035035133362},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4162468910217285},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3956049680709839},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2749757170677185},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2556261420249939},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15137064456939697},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2002.1041865","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.15.5113","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.15.5113","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.utoronto.ca/~veneris/itc02.1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Responsible consumption and production","id":"https://metadata.un.org/sdg/12"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1554885925","https://openalex.org/W1595368737","https://openalex.org/W1879281873","https://openalex.org/W1904003763","https://openalex.org/W1963105722","https://openalex.org/W2096541971","https://openalex.org/W2106246203","https://openalex.org/W2108420455","https://openalex.org/W2112141751","https://openalex.org/W2117253172","https://openalex.org/W2122459133","https://openalex.org/W2132813690","https://openalex.org/W2149328922","https://openalex.org/W2151393930","https://openalex.org/W2154462766","https://openalex.org/W2163484184","https://openalex.org/W2163733344","https://openalex.org/W2167634051","https://openalex.org/W2171012943","https://openalex.org/W3141183454","https://openalex.org/W3149844465"],"related_works":["https://openalex.org/W2280422768","https://openalex.org/W3143197806","https://openalex.org/W4252555497","https://openalex.org/W3121175838","https://openalex.org/W3016293053","https://openalex.org/W2401723157","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W3114476551"],"abstract_inverted_index":{"With":[0],"increasing":[1],"chip":[2],"interconnect":[3],"distances,":[4],"open-interconnect":[5],"is":[6],"becoming":[7],"an":[8,27],"important":[9],"defect.":[10],"The":[11,34,106],"main":[12],"challenge":[13],"with":[14,99],"open-interconnects":[15],"stems":[16],"from":[17,86],"its":[18],"non-deterministic":[19],"real-life":[20],"behavior":[21],"In":[22,69],"this":[23,61],"work,":[24],"we":[25],"present":[26],"efficient":[28],"diagnostic":[29],"technique":[30],"for":[31,83],"multiple":[32],"open-interconnects.":[33],"algorithm":[35],"proceeds":[36],"in":[37],"two":[38,101],"phases.":[39],"During":[40],"the":[41,65,70,87],"first":[42,88],"phase,":[43,72],"potential":[44],"solution":[45,66,85],"sets":[46],"are":[47,56,108],"identified":[48],"following":[49],"a":[50,73],"model-free":[51],"incremental":[52],"diagnosis":[53],"methodology.":[54],"Heuristics":[55],"devised":[57],"to":[58],"speed":[59],"up":[60],"step":[62],"and":[63,95,102],"screen":[64],"space":[67],"efficiently.":[68],"second":[71],"generalized":[74],"fault":[75],"simulation":[76],"scheme":[77],"enumerates":[78],"all":[79],"possible":[80],"faulty":[81],"behaviors":[82],"each":[84],"phase.":[89],"We":[90],"conduct":[91],"experiments":[92],"on":[93],"combinational":[94],"full-scan":[96],"sequential":[97],"circuits":[98],"one,":[100],"three":[103],"open":[104],"faults.":[105],"results":[107],"very":[109],"encouraging.":[110]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}