{"id":"https://openalex.org/W2115483211","doi":"https://doi.org/10.1109/test.2002.1041853","title":"Finding a small set of longest testable paths that cover every gate","display_name":"Finding a small set of longest testable paths that cover every gate","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2115483211","doi":"https://doi.org/10.1109/test.2002.1041853","mag":"2115483211"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101983652","display_name":"Moolchand Sharma","orcid":"https://orcid.org/0000-0001-6198-5999"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Sharma","raw_affiliation_strings":["Center for Reliable and High Performance Computing, University of Illinois at Urbana Champaign, Urbana, IL, USA","Center for Reliable and High Performance Comput., Illinois Univ., Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Center for Reliable and High Performance Computing, University of Illinois at Urbana Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Center for Reliable and High Performance Comput., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108372442","display_name":"J.H. Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.H. Patel","raw_affiliation_strings":["Center for Reliable and High Performance Computing, University of Illinois at Urbana Champaign, Urbana, IL","Center for Reliable and High Performance Comput., Illinois Univ., Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Center for Reliable and High Performance Computing, University of Illinois at Urbana Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Center for Reliable and High Performance Comput., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101983652"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":8.6569,"has_fulltext":false,"cited_by_count":88,"citation_normalized_percentile":{"value":0.98074046,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"974","last_page":"982"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/traverse","display_name":"Traverse","score":0.754731297492981},{"id":"https://openalex.org/keywords/tree-traversal","display_name":"Tree traversal","score":0.6760660409927368},{"id":"https://openalex.org/keywords/graph-traversal","display_name":"Graph traversal","score":0.6287553906440735},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.6255656480789185},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6147592663764954},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5539963841438293},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.47921353578567505},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.45254820585250854},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44686055183410645},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.44311535358428955},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4200354218482971},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3388689160346985},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.26747822761535645},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.25164249539375305},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16027912497520447},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.136744886636734}],"concepts":[{"id":"https://openalex.org/C176809094","wikidata":"https://www.wikidata.org/wiki/Q15401496","display_name":"Traverse","level":2,"score":0.754731297492981},{"id":"https://openalex.org/C140745168","wikidata":"https://www.wikidata.org/wiki/Q1210082","display_name":"Tree traversal","level":2,"score":0.6760660409927368},{"id":"https://openalex.org/C96333769","wikidata":"https://www.wikidata.org/wiki/Q907955","display_name":"Graph traversal","level":3,"score":0.6287553906440735},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.6255656480789185},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6147592663764954},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5539963841438293},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.47921353578567505},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.45254820585250854},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44686055183410645},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.44311535358428955},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4200354218482971},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3388689160346985},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.26747822761535645},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.25164249539375305},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16027912497520447},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.136744886636734},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1605187320","https://openalex.org/W1761424569","https://openalex.org/W1910363917","https://openalex.org/W1971783651","https://openalex.org/W2087336363","https://openalex.org/W2119130057","https://openalex.org/W2121480480","https://openalex.org/W2129654412","https://openalex.org/W2130062787","https://openalex.org/W2137012712","https://openalex.org/W2138797245","https://openalex.org/W2149966432","https://openalex.org/W2149991436","https://openalex.org/W2162207373","https://openalex.org/W2166294071","https://openalex.org/W3016023799","https://openalex.org/W3140154188","https://openalex.org/W4230349140","https://openalex.org/W4241623469","https://openalex.org/W4254098307","https://openalex.org/W6835971156"],"related_works":["https://openalex.org/W2200188075","https://openalex.org/W4252596799","https://openalex.org/W4254594467","https://openalex.org/W4230405657","https://openalex.org/W244044452","https://openalex.org/W2552915643","https://openalex.org/W3213135344","https://openalex.org/W170547082","https://openalex.org/W2152421698","https://openalex.org/W2366394613"],"abstract_inverted_index":{"Testing":[0],"the":[1,35,46],"longest":[2,36],"path":[3,38],"passing":[4,39,54],"through":[5,40,55],"each":[6],"gate":[7,42],"is":[8,59],"important":[9],"to":[10,32],"detect":[11],"small":[12],"localized":[13],"delay":[14],"defects":[15],"at":[16],"a":[17,41,62,72,76],"gate,":[18],"e.g.":[19],"resistive":[20,23],"opens":[21],"or":[22,43],"shorts.":[24],"In":[25],"this":[26],"paper":[27],"we":[28],"present":[29],"ATPG":[30],"techniques":[31],"automatically":[33],"determine":[34],"testable":[37],"wire":[44],"in":[45,75],"circuit":[47],"without":[48],"first":[49],"listing":[50],"all":[51,69],"long":[52],"paths":[53,70],"it.":[56],"This":[57],"technique":[58],"based":[60],"on":[61],"graph":[63],"traversal":[64],"algorithm":[65],"that":[66],"can":[67],"traverse":[68],"of":[71],"given":[73],"length":[74],"weighted":[77],"directed":[78],"acyclic":[79],"graph.":[80],"Experimental":[81],"results":[82],"for":[83],"ISCAS":[84],"benchmarks":[85],"are":[86],"also":[87],"presented.":[88]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}