{"id":"https://openalex.org/W2108472236","doi":"https://doi.org/10.1109/test.2002.1041846","title":"High current DPS architecture for sort test challenge","display_name":"High current DPS architecture for sort test challenge","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2108472236","doi":"https://doi.org/10.1109/test.2002.1041846","mag":"2108472236"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041846","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065134238","display_name":"Jerome Mallet","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"J.-P. Mallet","raw_affiliation_strings":["NP Test, France","NPTest, Saint-Et7ienne, France"],"affiliations":[{"raw_affiliation_string":"NP Test, France","institution_ids":[]},{"raw_affiliation_string":"NPTest, Saint-Et7ienne, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5065134238"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2515,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.54827082,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"913","last_page":"922"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sort","display_name":"sort","score":0.7994216680526733},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6675987839698792},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.6487458348274231},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5688294172286987},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.4649668335914612},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4544031322002411},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4500638544559479},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43629738688468933},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42386436462402344},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40222954750061035},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2988651692867279},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2874335050582886},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.152390718460083},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.09118300676345825}],"concepts":[{"id":"https://openalex.org/C88548561","wikidata":"https://www.wikidata.org/wiki/Q347599","display_name":"sort","level":2,"score":0.7994216680526733},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6675987839698792},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.6487458348274231},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5688294172286987},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.4649668335914612},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4544031322002411},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4500638544559479},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43629738688468933},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42386436462402344},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40222954750061035},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2988651692867279},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2874335050582886},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.152390718460083},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.09118300676345825},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/test.2002.1041846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041846","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1505628012","https://openalex.org/W2133622819"],"related_works":["https://openalex.org/W2361805396","https://openalex.org/W2972254340","https://openalex.org/W4283025278","https://openalex.org/W1805912688","https://openalex.org/W61292821","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W2373973507","https://openalex.org/W2998315020"],"abstract_inverted_index":{"Powering":[0],"VLSI":[1],"die":[2,53],"up":[3],"to":[4,25,42],"200":[5],"A":[6,36],"in":[7],"sort":[8],"test,":[9],"especially":[10],"for":[11],"a":[12,17,32],"structural":[13],"test":[14],"system,":[15],"requires":[16],"High":[18],"Current":[19],"Device":[20],"Power":[21],"Supply":[22],"(HCDPS)":[23],"able":[24],"provide":[26],"this":[27],"amount":[28],"of":[29],"current":[30,54],"within":[31],"very":[33],"fast":[34],"response.":[35],"new":[37],"HCDPS":[38],"structure":[39],"is":[40],"implemented":[41],"overcome":[43],"the":[44],"prober":[45],"interface":[46],"constraints":[47],"and":[48],"sustain":[49],"applied":[50],"voltage":[51],"during":[52],"transitions":[55],"with":[56],"high":[57],"dI/dt.":[58]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}