{"id":"https://openalex.org/W2132805593","doi":"https://doi.org/10.1109/test.2002.1041840","title":"A new test generation approach for embedded analogue cores in SoC","display_name":"A new test generation approach for embedded analogue cores in SoC","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2132805593","doi":"https://doi.org/10.1109/test.2002.1041840","mag":"2132805593"},"language":"en","primary_location":{"id":"doi:10.1109/test.2002.1041840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.utwente.nl/en/publications/8827013c-ed08-4c16-b7d0-0a9aa5d3d1fb","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069541116","display_name":"Mladen Stan\u010di\u0107","orcid":"https://orcid.org/0000-0002-8782-5210"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"M. Stancic","raw_affiliation_strings":["Testable Design and Testing.of Microsystems Group MESA Research Institute, University of Twente, Enschede, Netherlands","MESA Res. Inst., Twente Univ., Enschede, Netherlands"],"affiliations":[{"raw_affiliation_string":"Testable Design and Testing.of Microsystems Group MESA Research Institute, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"MESA Res. Inst., Twente Univ., Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036171480","display_name":"L. Fang","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"L. Fang","raw_affiliation_strings":["Testable Design and Testing.of Microsystems Group MESA Research Institute, University of Twente, Enschede, Netherlands","MESA Res. Inst., Twente Univ., Enschede, Netherlands"],"affiliations":[{"raw_affiliation_string":"Testable Design and Testing.of Microsystems Group MESA Research Institute, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"MESA Res. Inst., Twente Univ., Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086782800","display_name":"Marcel H.H. Weusthof","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"M.H.H. Weusthof","raw_affiliation_strings":["Testable Design and Testing.of Microsystems Group MESA Research Institute, University of Twente, Enschede, Netherlands","MESA Res. Inst., Twente Univ., Enschede, Netherlands"],"affiliations":[{"raw_affiliation_string":"Testable Design and Testing.of Microsystems Group MESA Research Institute, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"MESA Res. Inst., Twente Univ., Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015150218","display_name":"R.M.W. Tijink","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"R.M.W. Tijink","raw_affiliation_strings":["Testable Design and Testing.of Microsystems Group MESA Research Institute, University of Twente, Enschede, Netherlands","MESA Res. Inst., Twente Univ., Enschede, Netherlands"],"affiliations":[{"raw_affiliation_string":"Testable Design and Testing.of Microsystems Group MESA Research Institute, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"MESA Res. Inst., Twente Univ., Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063280452","display_name":"Hans G. Kerkhoff","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"H.G. Kerkhoff","raw_affiliation_strings":["Testable Design and Testing.of Microsystems Group MESA Research Institute, University of Twente, Enschede, Netherlands","MESA Res. Inst., Twente Univ., Enschede, Netherlands"],"affiliations":[{"raw_affiliation_string":"Testable Design and Testing.of Microsystems Group MESA Research Institute, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"MESA Res. Inst., Twente Univ., Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5069541116"],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":1.0062,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.77739893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"861","last_page":"869"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6912185549736023},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6776915192604065},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6411007642745972},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6208609342575073},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5775719285011292},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4623516798019409},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44138047099113464},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.42209887504577637},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4095138907432556},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3412031829357147},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.16939496994018555},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1616685390472412},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15758904814720154},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06977519392967224}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6912185549736023},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6776915192604065},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6411007642745972},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6208609342575073},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5775719285011292},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4623516798019409},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44138047099113464},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.42209887504577637},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4095138907432556},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3412031829357147},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.16939496994018555},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1616685390472412},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15758904814720154},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06977519392967224},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/test.2002.1041840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/test.2002.1041840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. International Test Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:ris.utwente.nl:openaire/8827013c-ed08-4c16-b7d0-0a9aa5d3d1fb","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/8827013c-ed08-4c16-b7d0-0a9aa5d3d1fb","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Stancic, M, Fang, L, Weusthof, M H H, Tijink, R M W & Kerkhoff, H G 2002, A New Test Generation Approach for Embedded Analogue Cores in SoC. in Proceedings International Test Conference 2002 : October 7-10, 2002, Baltimore Convention Center, MD, USA.. IEEE, Piscataway, NJ, pp. 861-869, International Test Conference, ITC 2002, Baltimore, Maryland, United States, 7/10/02. https://doi.org/10.1109/TEST.2002.1041840","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:openaire/8827013c-ed08-4c16-b7d0-0a9aa5d3d1fb","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/8827013c-ed08-4c16-b7d0-0a9aa5d3d1fb","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Stancic, M, Fang, L, Weusthof, M H H, Tijink, R M W & Kerkhoff, H G 2002, A New Test Generation Approach for Embedded Analogue Cores in SoC. in Proceedings International Test Conference 2002 : October 7-10, 2002, Baltimore Convention Center, MD, USA.. IEEE, Piscataway, NJ, pp. 861-869, International Test Conference, ITC 2002, Baltimore, Maryland, United States, 7/10/02. https://doi.org/10.1109/TEST.2002.1041840","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321800","display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek","ror":"https://ror.org/04jsz6e67"},{"id":"https://openalex.org/F4320334893","display_name":"Stichting voor de Technische Wetenschappen","ror":"https://ror.org/057tq3593"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1939723721","https://openalex.org/W1950483953","https://openalex.org/W1995639759","https://openalex.org/W1999998701","https://openalex.org/W2001561231","https://openalex.org/W2042256779","https://openalex.org/W2084595773","https://openalex.org/W2097913753","https://openalex.org/W2113498712","https://openalex.org/W2149023813","https://openalex.org/W2227340635","https://openalex.org/W2283952362","https://openalex.org/W2736987586","https://openalex.org/W2737192539","https://openalex.org/W2738468787","https://openalex.org/W2738602265","https://openalex.org/W3017420467","https://openalex.org/W4240386068","https://openalex.org/W6640722898","https://openalex.org/W6671523209","https://openalex.org/W6674980916","https://openalex.org/W6695930575","https://openalex.org/W6741248119","https://openalex.org/W6741381100","https://openalex.org/W6741539167","https://openalex.org/W6741783431"],"related_works":["https://openalex.org/W2947266479","https://openalex.org/W2369589212","https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W1579528621","https://openalex.org/W2141620082","https://openalex.org/W4245595174","https://openalex.org/W2115513740","https://openalex.org/W2539511314","https://openalex.org/W2373135325"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,59],"new":[4],"test-generation":[5],"approach":[6,18,51],"for":[7],"embedded":[8],"analogue":[9],"cores":[10],"in":[11],"SoC.":[12],"The":[13],"key":[14],"features":[15],"of":[16],"this":[17,50],"are":[19,47],"the":[20,29,38],"developed":[21],"testability-analysis":[22],"based":[23],"multifrequency":[24],"test":[25,33],"pattern":[26],"generation":[27],"method,":[28],"novel":[30],"PID":[31],"feedback-based":[32],"signal":[34],"backtrace":[35],"procedure":[36],"and":[37],"fast":[39],"tolerance-box":[40],"propagation":[41],"algorithm.":[42],"Moreover,":[43],"possible":[44],"DFT":[45],"solutions":[46],"discussed.":[48],"Finally,":[49],"has":[52],"been":[53],"validated":[54],"by":[55],"experiments":[56],"conducted":[57],"on":[58],"real":[60],"hardware":[61],"implementation.":[62]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}